JP3112832B2 - Method for manufacturing semiconductor device - Google Patents
Method for manufacturing semiconductor deviceInfo
- Publication number
- JP3112832B2 JP3112832B2 JP08137225A JP13722596A JP3112832B2 JP 3112832 B2 JP3112832 B2 JP 3112832B2 JP 08137225 A JP08137225 A JP 08137225A JP 13722596 A JP13722596 A JP 13722596A JP 3112832 B2 JP3112832 B2 JP 3112832B2
- Authority
- JP
- Japan
- Prior art keywords
- film
- gas
- etching
- bcl
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 18
- 238000000034 method Methods 0.000 title claims description 15
- 238000004519 manufacturing process Methods 0.000 title claims description 13
- 238000005530 etching Methods 0.000 claims description 85
- 239000007789 gas Substances 0.000 claims description 73
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 21
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 21
- NRTOMJZYCJJWKI-UHFFFAOYSA-N Titanium nitride Chemical compound [Ti]#N NRTOMJZYCJJWKI-UHFFFAOYSA-N 0.000 claims description 16
- 238000000059 patterning Methods 0.000 claims description 12
- 238000001020 plasma etching Methods 0.000 claims description 12
- 229910000838 Al alloy Inorganic materials 0.000 claims description 10
- 239000000758 substrate Substances 0.000 claims description 7
- 238000004380 ashing Methods 0.000 claims description 3
- 239000000460 chlorine Substances 0.000 description 29
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 22
- 229910018594 Si-Cu Inorganic materials 0.000 description 12
- 229910008465 Si—Cu Inorganic materials 0.000 description 12
- 230000003746 surface roughness Effects 0.000 description 11
- 229910045601 alloy Inorganic materials 0.000 description 9
- 239000000956 alloy Substances 0.000 description 9
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 9
- 229910052782 aluminium Inorganic materials 0.000 description 9
- KZBUYRJDOAKODT-UHFFFAOYSA-N Chlorine Chemical compound ClCl KZBUYRJDOAKODT-UHFFFAOYSA-N 0.000 description 7
- 239000000203 mixture Substances 0.000 description 7
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000001681 protective effect Effects 0.000 description 5
- 230000004888 barrier function Effects 0.000 description 4
- 239000010936 titanium Substances 0.000 description 4
- 230000007423 decrease Effects 0.000 description 3
- 229910000881 Cu alloy Inorganic materials 0.000 description 2
- VSCWAEJMTAWNJL-UHFFFAOYSA-K aluminium trichloride Chemical compound Cl[Al](Cl)Cl VSCWAEJMTAWNJL-UHFFFAOYSA-K 0.000 description 2
- 230000000903 blocking effect Effects 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 239000007795 chemical reaction product Substances 0.000 description 2
- PMHQVHHXPFUNSP-UHFFFAOYSA-M copper(1+);methylsulfanylmethane;bromide Chemical compound Br[Cu].CSC PMHQVHHXPFUNSP-UHFFFAOYSA-M 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000000206 photolithography Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 229910018523 Al—S Inorganic materials 0.000 description 1
- ZAMOUSCENKQFHK-UHFFFAOYSA-N Chlorine atom Chemical compound [Cl] ZAMOUSCENKQFHK-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910003902 SiCl 4 Inorganic materials 0.000 description 1
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 229910052801 chlorine Inorganic materials 0.000 description 1
- 238000000354 decomposition reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000000873 masking effect Effects 0.000 description 1
- 238000011089 mechanical engineering Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005268 plasma chemical vapour deposition Methods 0.000 description 1
- 239000000047 product Substances 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
- H01L21/32135—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
Description
【0001】[0001]
【発明の属する技術分野】本発明は、半導体装置の製造
方法に関し、特にアルミニウム合金膜及び窒化チタン膜
を含む積層膜をプラズマエッチングによりパターニング
する配線層の形成方法に関する。The present invention relates to a method for manufacturing a semiconductor device, and more particularly to a method for forming a wiring layer for patterning a laminated film including an aluminum alloy film and a titanium nitride film by plasma etching.
【0002】[0002]
【従来の技術】半導体デバイスの高集積化に伴い、微細
かつ高精度な配線加工技術の必要性が更に高まってい
る。アルミニウム系配線層を形成するためのエッチング
方法としては、エッチングマスクとしてレジスト膜を用
いた方法が広く用いられている。しかし、レジスト膜は
アルミニウムに対するエッチング速度の選択比(Al/
PR選択比)が十分でなく、配線の微細化に伴い高精度
なエッチングは困難となってきている。そこでエッチン
グマスクとして酸化シリコン膜を用いたエッチング方法
が提案されている(特開平7−183298号公報)。
エッチングマスクとして酸化シリコン膜を用いると、ア
ルミニウムとの選択比(Al/SiO2 選択比)がレジ
スト膜を用いた場合に比べ大きく取れるため、微細かつ
高精度な配線加工に対し有効となる。特開平7−183
298号公報に示される酸化シリコン膜マスクを用いた
エッチングにおいては、エッチングガスとして塩素ガス
単体を用いエッチングを行っていた。2. Description of the Related Art Along with the high integration of semiconductor devices, the necessity of fine and high-precision wiring processing technology has been further increased. As an etching method for forming an aluminum-based wiring layer, a method using a resist film as an etching mask is widely used. However, the resist film has an etching rate selectivity to aluminum (Al /
PR selectivity) is not sufficient, and high-precision etching has become difficult with the miniaturization of wiring. Therefore, an etching method using a silicon oxide film as an etching mask has been proposed (JP-A-7-183298).
When a silicon oxide film is used as an etching mask, the selectivity to aluminum (Al / SiO 2 selectivity) can be made larger than that when a resist film is used, which is effective for fine and highly accurate wiring processing. JP-A-7-183
In the etching using a silicon oxide film mask disclosed in Japanese Patent Publication No. 298, etching is performed using chlorine gas alone as an etching gas.
【0003】[0003]
【発明が解決しようとする課題】特開平7−18329
8号公報に示された手法においては、エッチングガスと
して塩素ガス単体を用い行っていた。しかし、塩素ガス
単体によるエッチングにおいては形状制御が非常に困難
であり配線層にサイドエッチングが生じる。その様子を
図6に示す。図6(a)はエッチング前の状態を示し、
シリコン基板1上に熱酸化膜2が500nm形成され、
さらに配線用のAl−Si−Cu合金膜3が900nm
スパッタ形成され、エッチングマスクとして膜厚300
nmの酸化シリコン膜4がパターニングされている。図
6(b)はエッチングガスとして塩素ガス単体を用いて
エッチングを行った時の形状を示し、配線層3aにサイ
ドエッチング5が生じている。これはアルミニウムが塩
素と容易に反応し、反応生成物であるアルミニウム塩化
物が揮発性の高いことに起因する。エッチングマスクと
してレジスト膜を用いた場合には、レジストの分解物が
エッチングされたアルミニウム膜側壁に再付着しサイド
エッチングを抑制する保護膜となるが、エッチングマス
クとして酸化シリコンを用いた場合は、このようなエッ
チングに伴なう反応生成物による保護膜が形成されない
ので激しいサイドエッチングが生じる。このサイドエッ
チングは配線層の信頼性を著しく低下させる。Problems to be Solved by the Invention
In the technique disclosed in Japanese Patent Application Laid-Open No. 8 (1999) -86, chlorine gas alone is used as an etching gas. However, in etching using chlorine gas alone, shape control is very difficult, and side etching occurs in the wiring layer. FIG. 6 shows this state. FIG. 6A shows a state before etching.
A thermal oxide film 2 is formed to a thickness of 500 nm on a silicon substrate 1,
Further, the thickness of the Al—Si—Cu alloy film 3 for wiring is 900 nm.
Sputtered, thickness 300 as etching mask
The silicon oxide film 4 of nm is patterned. FIG. 6B shows a shape when etching is performed using chlorine gas alone as an etching gas, and side etching 5 occurs in the wiring layer 3a. This is because aluminum easily reacts with chlorine and the reaction product, aluminum chloride, is highly volatile. When a resist film is used as an etching mask, a decomposition product of the resist is re-adhered to the etched aluminum film side wall to form a protective film that suppresses side etching. However, when silicon oxide is used as an etching mask, Since a protective film is not formed by a reaction product accompanying such etching, severe side etching occurs. This side etching significantly lowers the reliability of the wiring layer.
【0004】また、アルミニウム合金膜と窒化チタン膜
を含んでいる積層膜で配線層を形成する場合、窒化チタ
ン膜もアルミニウムと同時に塩素ガス単体を用いてエッ
チングを行うと、エッチング残渣が生じるという問題が
発生する。その様子を図7に示す。図7(a)はエッチ
ング前の状態を示し、シリコン基板1上に熱酸化膜2が
500nm形成され、続いてスパッタ法を用いてAl−
Si−Cu合金膜3−1(500nm)及びTiN膜3
−2(100nm)が順次に形成され、さらにエッチン
グマスクとして膜厚300nmの酸化シリコン膜4がパ
ターニングされている。エッチングガスとして塩素ガス
単体を用いエッチングを行ったときの形状を引き続き示
す。図7(b)に上層のTiN膜3−1のエッチング途
中の形状を示す。TiN膜表面に凹凸6が生じている。
図7(c)にAl−Si−Cu膜3−1のエッチング途
中の形状を示す。TiN膜3−2のエッチング時に生じ
た凹凸がマイクロマスクとなり、柱状の突起7が形成さ
れる。図7(d)に配線エッチング後の形状を示す。図
7(c)の状態がそのまま反映され、エッチング残渣7
aが生じている。このように窒化チタン膜を塩素ガス単
体を用いてエッチングを行った場合、アルミニウムのサ
イドエッチングと共に、窒化チタン表面に表面荒れ(凹
凸)が生じ、この凹凸がエッチング残渣を引き起こす。
この表面凹凸の度合いは窒化チタン膜が厚いほど顕著で
ある。エッチング残渣の発生は配線間の短絡と言う問題
を引き起こす。In the case where a wiring layer is formed of a laminated film containing an aluminum alloy film and a titanium nitride film, an etching residue is generated when the titanium nitride film is etched by using chlorine gas alone simultaneously with aluminum. Occurs. This is shown in FIG. FIG. 7A shows a state before etching, in which a thermal oxide film 2 is formed on the silicon substrate 1 to a thickness of 500 nm, and subsequently, an Al-
Si-Cu alloy film 3-1 (500 nm) and TiN film 3
-2 (100 nm) are sequentially formed, and a 300 nm-thick silicon oxide film 4 is patterned as an etching mask. The shape when etching is performed using chlorine gas alone as an etching gas is shown continuously. FIG. 7B shows a shape of the upper TiN film 3-1 in the middle of etching. Asperities 6 are formed on the surface of the TiN film.
FIG. 7C shows the shape of the Al-Si-Cu film 3-1 during etching. The unevenness generated during the etching of the TiN film 3-2 serves as a micromask, and the columnar projection 7 is formed. FIG. 7D shows the shape after wiring etching. The state of FIG. 7C is directly reflected, and the etching residue 7 is reflected.
a has occurred. When the titanium nitride film is etched using chlorine gas alone, surface roughness (irregularities) occurs on the titanium nitride surface along with aluminum side etching, and the irregularities cause etching residues.
The degree of this surface unevenness becomes more remarkable as the titanium nitride film becomes thicker. The generation of an etching residue causes a problem of a short circuit between wirings.
【0005】本発明の目的は、アルミニウム合金膜及び
窒化チタン膜を含む積層膜をパターニングする際に、サ
イドエッチングを抑制するとともにエッチング残渣の発
生を抑え、信頼性の高い微細配線層を形成できる半導体
装置の製造方法を提供することにある。SUMMARY OF THE INVENTION It is an object of the present invention to suppress side etching and suppress the generation of etching residues when patterning a laminated film including an aluminum alloy film and a titanium nitride film, and to form a highly reliable fine wiring layer. An object of the present invention is to provide a method for manufacturing a device.
【0006】[0006]
【課題を解決するための手段】本発明の半導体装置の製
造方法は、半導体基板上の第1の絶縁膜にアルミニウム
合金膜及び窒化チタン膜を含む積層膜を被着した後、第
2の絶縁膜を形成しパターニング後このパターニングに
用いられたレジスト膜を除去する工程と、前記パターニ
ングされた第2の絶縁膜をマスクとしてプラズマエッチ
ングにより前記積層膜をパターニングして配線層を形成
する半導体装置の製造方法において、BCl3ガスとC
l2ガスの混合ガスにN2ガスを添加したエッチングガ
スを用いて前記積層膜のパターニングを行うことを特徴
とする。更に、エッチングガスにおける前記BCl3ガ
スの前記BCl3ガスと前記Cl2ガスの和に対する混
合比を少なくとも15%とすることが好ましい。According to a method of manufacturing a semiconductor device of the present invention, after a laminated film including an aluminum alloy film and a titanium nitride film is deposited on a first insulating film on a semiconductor substrate, a second insulating film is formed. Forming a film, patterning and then removing a resist film used for the patterning; and forming a wiring layer by patterning the laminated film by plasma etching using the patterned second insulating film as a mask. In the manufacturing method, BCl 3 gas and C
The patterning of the laminated film is performed using an etching gas obtained by adding an N 2 gas to a mixed gas of a l 2 gas. Furthermore, it is preferable that the mixing ratio to the sum of the Cl 2 gas and the BCl 3 gas of the BCl 3 gas in the etching gas at least 15%.
【0007】更に、BCl3 ガスのBCl3 ガスとCl
2 ガスの和に対する混合比が70%以下とするのが好ま
しい。Further, BCl 3 gas and BCl 3 gas and Cl
It is preferable that the mixing ratio with respect to the sum of the two gases is 70% or less.
【0008】又、平行平板型の高周波プラズマエッチン
グ装置を使用してエッチングを行なうことができる。Further, etching can be performed using a parallel plate type high frequency plasma etching apparatus.
【0009】第2の絶縁膜としては酸化シリコン膜が好
ましい。The second insulating film is preferably a silicon oxide film.
【0010】Cl2 ガスに還元性のエッチングガスを添
加することによりTiN膜のエッチングが容易となり表
面荒れが抑制される。[0010] By adding a reducing etching gas to the Cl 2 gas, the etching of the TiN film is facilitated and the surface roughness is suppressed.
【0011】更に、N2 を添加することにより側壁にア
ルミニウムの窒化物が再付着して保護膜が形成される。Further, by adding N 2 , aluminum nitride is re-adhered to the side wall to form a protective film.
【0012】[0012]
【発明の実施の形態】最初にエッチング加工に用いるエ
ッチング装置について述べる。エッチング装置は図4に
示すリアクティブイオンエッチング(RIE)装置(平
行平板型の高周波プラズマエッチング装置)を用いた。
半導体ウェーハ100は、ウェーハステージ101に固
定され、排気口102より十分エッチング容器103を
真空に排気する。排気後、ガス導入口104よりエッチ
ングガスを供給し、設定値に圧力を調整する。その後、
RF電源105から13.56MHzの高周波電力を、
ブロッキングコンデンサ106を介してウェーハステー
ジ101に供給し容器103内にプラズマを生成しエッ
チングを行う。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS First, an etching apparatus used for etching will be described. As the etching apparatus, a reactive ion etching (RIE) apparatus (parallel plate type high frequency plasma etching apparatus) shown in FIG. 4 was used.
The semiconductor wafer 100 is fixed to a wafer stage 101, and the etching container 103 is sufficiently evacuated from the exhaust port 102 to a vacuum. After the exhaust, an etching gas is supplied from the gas inlet 104, and the pressure is adjusted to a set value. afterwards,
13.56 MHz high frequency power from the RF power source 105
The wafer is supplied to the wafer stage 101 via the blocking capacitor 106 to generate plasma in the container 103 and perform etching.
【0013】次に、本発明の第1の実施の形態について
説明する。Next, a first embodiment of the present invention will be described.
【0014】まず、図1(a)に示すようにシリコン基
板1上に熱酸化膜2を500nm形成する。その後スパ
ッタ法を用い、チタン膜を100nm、TiN膜を30
0nm順次に堆積してバリア膜8を形成し、引き続きA
l−Si−Cu合金膜3−1A(Si/1%,Cu/
0.5%)を900nm形成する。次にプラズマCVD
法を用い酸化シリコン膜9を300nm形成する。さら
にフォトリソグラフィ法を用いて1μm膜厚のレジスト
膜パターン10を形成する。次にレジスト膜パターン1
0をエッチングマスクとし酸化シリコン膜9をエッチン
グしたのちレジスト膜パターン10をアッシング処理に
より除去することにより、酸化シリコン膜マスク4を形
成する(図1(b))。次に、Al−Si−Cu/Ti
N/Ti3層膜を酸化シリコン膜マスク4を用いエッチ
ングを行う。First, as shown in FIG. 1A, a thermal oxide film 2 is formed on a silicon substrate 1 to a thickness of 500 nm. After that, using a sputtering method, the titanium film is 100 nm and the TiN film is 30 nm.
0 nm sequentially to form a barrier film 8,
l-Si-Cu alloy film 3-1A (Si / 1%, Cu /
0.5%) is formed to a thickness of 900 nm. Next, plasma CVD
A silicon oxide film 9 is formed to a thickness of 300 nm by a method. Further, a resist film pattern 10 having a thickness of 1 μm is formed by photolithography. Next, resist film pattern 1
After etching the silicon oxide film 9 using 0 as an etching mask, the resist film pattern 10 is removed by ashing, thereby forming the silicon oxide film mask 4 (FIG. 1B). Next, Al-Si-Cu / Ti
The N / Ti three-layer film is etched using the silicon oxide film mask 4.
【0015】すなわち、BCl3 ガス、Cl2 ガス及び
N2 ガスの流量をそれぞれ15SCCM、60SCCM
及び10SCCM、エッチング容器内の圧力を0.13
Pa、RF電力を150Wに節整してエッチングを行な
うことにより、図1(c)に示すように、Al−Si−
Cu合金膜3−1Aa、バリア膜8aの積層膜でなる配
線層を形成する。サイドエッチングのない垂直な側面を
有する配線層をエッチング残渣の発生もなく形成するこ
とができた。That is, the flow rates of the BCl 3 gas, Cl 2 gas and N 2 gas are 15 SCCM and 60 SCCM, respectively.
And 10 SCCM, the pressure in the etching vessel was 0.13
By performing etching while adjusting the Pa and RF power to 150 W, as shown in FIG.
A wiring layer composed of a laminated film of the Cu alloy film 3-1Aa and the barrier film 8a is formed. A wiring layer having vertical side surfaces without side etching was able to be formed without generation of etching residues.
【0016】図2は、TiN膜をBCl3 ガスとCl2
ガスの混合ガスを使用してプラズマエッチングを行なっ
たときの表面粗さRmax(機械工学でいう最大高さ)
とBCl3 含有量との関係を示すグラフである。横軸は
BCl3 /(BCl3 +Cl2 )混合比(BCl3 ガス
のBCl3 ガスとCl2 ガスの和に対する混合比。以下
同様。)である。このグラフは、厚さ500nmのTi
N膜を約300nm全面エッチングしたときのデータで
ある。エッチング容器内の圧力は0.13Pa,RF電
力は150Wとした。FIG. 2 shows a TiN film formed of BCl 3 gas and Cl 2 gas.
Surface roughness Rmax when plasma etching is performed using a gas mixture (maximum height in mechanical engineering)
4 is a graph showing the relationship between and BCl 3 content. The horizontal axis is BCl 3 / (BCl 3 + Cl 2) mixing ratio (mixing ratio to the sum of BCl 3 gas and Cl 2 gas BCl 3 gas. Forth.). This graph shows a 500 nm thick Ti
This is data obtained when the entire surface of the N film is etched by about 300 nm. The pressure in the etching container was 0.13 Pa, and the RF power was 150 W.
【0017】表面粗さRmaxはBCl3 (BCl3 +
Cl2 )混合比の増加とともに減少している。これによ
り、TiN膜をパターニングするとき、この混合比をあ
る程度以上にしてエッチングを行なうことにより残渣を
なくすことができると推定される。実際、BCl3 /
(BCl3 +Cl2 )混合比を15%以上にすることに
より、残渣を発生させることなく配線層を形成できるこ
とを確認できた。TiN膜のエッチング後の表面粗さは
エッチングの進行とともに粗くなる傾向がある。TiN
膜は配線層形成時の反射防止膜あるいはバリア膜もしく
はストレスマイグレーション耐性を向上するために使用
されるが、電気伝導度が低いのであまり厚くするのは好
ましくない。従って、微細配線層を形成するときの目安
としては図2が表面粗さの上限と考えることができよ
う。すなわち、BCl3 /(BCl3+Cl2 )混合比
を15%以上とすることにより、残渣の発生を十分抑制
できると考えられる。一方この混合比を70%以上にし
ても表面粗さは小さくならないし、アルミニウムのエッ
チグ速度は低下する。従って、混合比は15%以上、7
0%以下にするのが良い。なお、BCl3 ガスとCl2
ガスにN2 ガスを添加しても表面粗さには殆んど影響し
ない。The surface roughness Rmax is BCl 3 (BCl 3 +
Cl 2 ) decreases with increasing mixing ratio. Accordingly, it is presumed that, when patterning the TiN film, the residue can be eliminated by performing the etching by setting the mixture ratio to a certain level or more. In fact, BCl 3 /
By setting the (BCl 3 + Cl 2 ) mixture ratio to 15% or more, it was confirmed that a wiring layer can be formed without generating a residue. The surface roughness of the TiN film after etching tends to increase as the etching proceeds. TiN
The film is used for improving the anti-reflection film or barrier film or the resistance to stress migration when forming the wiring layer. However, it is not preferable to make the film too thick because of low electric conductivity. Therefore, FIG. 2 can be considered as the upper limit of the surface roughness as a guide when forming the fine wiring layer. That is, it is considered that the generation of the residue can be sufficiently suppressed by setting the mixture ratio of BCl 3 / (BCl 3 + Cl 2 ) to 15% or more. On the other hand, even if the mixing ratio is 70% or more, the surface roughness does not decrease and the etching speed of aluminum decreases. Therefore, the mixing ratio is 15% or more,
It is good to make it 0% or less. In addition, BCl 3 gas and Cl 2
The addition of N 2 gas to the gas has little effect on surface roughness.
【0018】図3は厚さ500nmのAl−Si−Cu
膜を酸化シリコン膜マスク(幅0.4μm)を用いてエ
ッチングしたときのサイドエッチ深さdとN2 /(BC
l3+Cl2 +N2 )混合比の関係を示すグラフであ
る。ただし、BCl3 /(BCl3 +Cl2 )混合比を
20%(BCl3 ガス及びCl2 ガスの流量をそれぞれ
15SCCM及び60SCCMとする)、エッチング容
器内の圧力を約0.1Pa程度とする。FIG. 3 shows a 500 nm thick Al-Si-Cu
When the film is etched using a silicon oxide film mask (width 0.4 μm), the side etch depth d and N 2 / (BC
13 is a graph showing the relationship of (l 3 + Cl 2 + N 2 ) mixing ratio. However, the mixture ratio of BCl 3 / (BCl 3 + Cl 2 ) is 20% (the flow rates of BCl 3 gas and Cl 2 gas are 15 SCCM and 60 SCCM, respectively), and the pressure in the etching vessel is about 0.1 Pa.
【0019】N2 /(BCl3 +Cl2 +N2 )混合比
5%まではサイドエッチが生じていることが分かる。し
たがって、サイドエッチングを抑制するためにはN2 /
(BCl3 +Cl2 +N2 )混合比を5%以上とすれば
よい。更にN2 /(BCl3+Cl2 +N2 )混合比を
増加させていくと、配線は逆に断面テーパ形状となるこ
とが分かる。断面テーパ形状の配線層は必ずしも排斥す
べきものではないが、加工寸法精度の低下を招くことは
否めない。従って、混合比の上限は、寸法精度の許容値
を考慮して適宜に定めればよいが、例えば、配線層の幅
が0.4μmの場合50%とするのが妥当であろう。It can be seen that side etching occurs up to a N 2 / (BCl 3 + Cl 2 + N 2 ) mixing ratio of 5%. Therefore, N 2 /
The mixing ratio of (BCl 3 + Cl 2 + N 2 ) may be 5% or more. As the N 2 / (BCl 3 + Cl 2 + N 2 ) mixture ratio is further increased, the wiring has a conversely tapered cross section. The wiring layer having a tapered cross section is not necessarily excluded, but it cannot be denied that the processing dimensional accuracy is reduced. Therefore, the upper limit of the mixing ratio may be appropriately determined in consideration of the allowable value of the dimensional accuracy. For example, when the width of the wiring layer is 0.4 μm, it is appropriate to set the upper limit to 50%.
【0020】N2 ガスを添加することにより、配線層の
断面形状が制御できる理由は、Al−Si−Cu合金膜
のエッチング時にアルミニウムの窒化物が形成されて再
付着することにより保護膜が形成されるからであると考
えられる。この保護膜は、酸化シリコン膜マスクと同様
に除去してもよいが、その必要はない。その後の工程で
の配線層が水分などと反応するのを防ぐ作用もあると考
えられるからである。The reason why the cross-sectional shape of the wiring layer can be controlled by adding the N 2 gas is that aluminum nitride is formed during the etching of the Al—Si—Cu alloy film and the aluminum film is re-adhered to form a protective film. It is considered that it is done. This protective film may be removed in the same manner as the silicon oxide film mask, but is not necessary. This is because it is considered that there is also an action of preventing the wiring layer from reacting with moisture or the like in the subsequent steps.
【0021】なお、特開平3−12087号公報には、
BCl3 ガスとCl2 ガスの混合ガスを使用してTiN
膜をエッチングできることが記載されている。これはフ
ォトレジスト膜パターンをマスクとする配線層の形成技
術であり、N2 ガスを添加することにより配線層の断面
形状を制御することについては記載されていない。ま
た、BCl3 /(BCl3 +Cl2 )混合比と表面粗さ
の関係についても何らの記載もない。又、特開昭63−
289935号公報には、BCl3 ガス、SiCl4 ガ
ス及びCl2 ガスの混合ガスでTiN膜をエッチングで
きることが記載されているが、これも断面形状の制御や
表面粗さの制御について何等の記載もない。Incidentally, Japanese Patent Application Laid-Open No. 3-12087 discloses that
TiN using a mixed gas of BCl 3 gas and Cl 2 gas
It states that the film can be etched. This is a technique for forming a wiring layer using a photoresist film pattern as a mask, and does not describe controlling the cross-sectional shape of the wiring layer by adding N 2 gas. Further, there is no description about the relationship between the mixture ratio of BCl 3 / (BCl 3 + Cl 2 ) and the surface roughness. Also, JP-A-63-
Japanese Patent No. 289935 discloses that a TiN film can be etched with a mixed gas of BCl 3 gas, SiCl 4 gas and Cl 2 gas. However, there is no description about controlling the cross-sectional shape or controlling the surface roughness. Absent.
【0022】次に、本発明の第2の実施の形態について
図5を参照して説明する。Next, a second embodiment of the present invention will be described with reference to FIG.
【0023】まず、図5(a)に示すようにシリコン基
板1上に熱酸化膜2を500nm形成する。その後スパ
ッタ法を用い厚さ500nmのAl−Si−Cu合金膜
3−1B,厚さ100nmのTiN膜3−2Aを形成す
る。次にプラズマCVD法を用い酸化シリコン膜9を3
00nm形成する。さらにフォトリソグラフィ法を用い
て1μm膜厚のレジスト膜パターン10を形成する。次
にレジスト膜パターン10をエッチングマスクとし酸化
シリコン膜9をエッチングし、さらにレジスト膜パター
ン10をアッシング処理により除去することにより、酸
化シリコン膜マスク4を形成する(図5(b))。次
に、TiN/Al−Si−Cu2層膜を酸化シリコン膜
マスク4を用いエッチングを行う。エッチングガスとし
てBCl3/Cl2 /N2 混合ガスを用い、ガス流量は
BCl3 ,Cl2 及びN2 をそれぞれ20、60及び1
5SCCMとした。図4に示すエッチング装置を用い反
応圧力20Pa、RF電力150Wにてエッチングを行
う。図5(c)に上層のTiN膜エッチング途中の形状
を示す。TiN膜3−24a表面はなめらかである。図
5(d)に配線エッチング後の形状を示す。サイドエッ
チ及びエッチング残渣も発生せず、良好なエッチング形
状の配線層(TiN膜3−2AbとAl−Si−Cu合
金膜3−1baの2層膜)が得られている。本実施の形
態のように厚いTiN膜が上層に形成されている場合
は、TiN膜エッチング途中に生じる表面凹凸がエッチ
ング残渣発生を招きやすいが、BCl3 /(BCl3 +
Cl2 )混合比をやや大きくすることによりその危険性
を避けることができる。First, a thermal oxide film 2 having a thickness of 500 nm is formed on a silicon substrate 1 as shown in FIG. Thereafter, a 500 nm thick Al-Si-Cu alloy film 3-1B and a 100 nm thick TiN film 3-2A are formed by sputtering. Next, the silicon oxide film 9 is
It is formed to a thickness of 00 nm. Further, a resist film pattern 10 having a thickness of 1 μm is formed by photolithography. Next, the silicon oxide film 9 is etched using the resist film pattern 10 as an etching mask, and the resist film pattern 10 is removed by ashing, thereby forming the silicon oxide film mask 4 (FIG. 5B). Next, the TiN / Al-Si-Cu two-layer film is etched using the silicon oxide film mask 4. A mixed gas of BCl 3 / Cl 2 / N 2 is used as an etching gas, and gas flow rates of BCl 3 , Cl 2 and N 2 are 20, 60 and 1, respectively.
5 SCCM. Etching is performed at a reaction pressure of 20 Pa and RF power of 150 W using the etching apparatus shown in FIG. FIG. 5C shows the shape of the upper TiN film during etching. The surface of the TiN film 3-24a is smooth. FIG. 5D shows the shape after wiring etching. Neither side etching nor etching residue is generated, and a wiring layer (two-layer film of the TiN film 3-2Ab and the Al-Si-Cu alloy film 3-1ba) having a good etching shape is obtained. In the case where a thick TiN film is formed in the upper layer as in this embodiment, surface irregularities generated during the etching of the TiN film are likely to cause etching residues, but BCl 3 / (BCl 3 +
The danger can be avoided by slightly increasing the Cl 2 ) mixing ratio.
【0024】以上、Al−Si−Cu合金膜を主として
含む積層膜をエッチングする場合について説明したが、
Alを少なくとも主成分とする配線用の合金膜を使用し
てもよい。又、エッチング用のマスクとして酸化シリコ
ン膜を使用する場合について説明したが、その外の窒化
シリコン膜や酸窒化シリコン膜のような絶縁膜を用いて
もよい。要するにBCl3 ガスとCl2 ガスの混合ガス
によるプラズマエッチングにおいて、TiN膜及びアル
ミニウム合金膜に比べてエッチングされ難くマスク性の
良好なもので半導体装置の製造に通常使用されている絶
縁膜であれば何でもよいのである。As described above, the case where the laminated film mainly including the Al-Si-Cu alloy film is etched has been described.
A wiring alloy film containing Al as a main component may be used. Although the case where a silicon oxide film is used as an etching mask has been described, other insulating films such as a silicon nitride film and a silicon oxynitride film may be used. In short, in plasma etching using a mixed gas of BCl 3 gas and Cl 2 gas, it is difficult to etch as compared with the TiN film and the aluminum alloy film and has a good masking property, and if it is an insulating film usually used for manufacturing a semiconductor device. Anything is fine.
【0025】[0025]
【発明の効果】本発明によれば、アルミニウム合金膜と
窒化チタン膜を含む積層膜を絶縁膜マスクを用いてエッ
チングするのにエッチングガスとして、BCl3 /Cl
2 /N2 混合ガスを用い、BCl3 /(BCl3 +Cl
2 )混合比を少なくとも15%とすることにより、窒化
チタン膜のエッチング時に窒化チタン表面の凹凸を抑制
することが出来る。これにより窒化チタン表面凹凸に起
因したエッチング残渣の発生を抑制することが出来、配
線間の短絡を防止することが出来る。また、N2ガスを
添加することにより、サイドエッチングを抑制すること
が出来る。従って、信頼性の高い微細な配線層を有する
半導体装置を提供することが出来る。According to the present invention, when a laminated film including an aluminum alloy film and a titanium nitride film is etched using an insulating film mask, BCl 3 / Cl is used as an etching gas.
Using a 2 / N 2 mixed gas, BCl 3 / (BCl 3 + Cl
2 ) By setting the mixing ratio to at least 15%, irregularities on the surface of the titanium nitride during etching of the titanium nitride film can be suppressed. As a result, it is possible to suppress the generation of an etching residue due to the titanium nitride surface unevenness, and to prevent a short circuit between wirings. Further, by adding N 2 gas, side etching can be suppressed. Therefore, a semiconductor device having a highly reliable fine wiring layer can be provided.
【図1】本発明の第1の実施の形態について説明するた
めの(a)〜(c)に分図して示す工程順断面図。FIGS. 1A to 1C are cross-sectional views in the order of steps for explaining a first embodiment of the present invention.
【図2】TiN膜をBCl3 ガスとCl2 ガスの混合ガ
スを用いてエッチングするときの表面粗さと混合比の関
係を示すグラフ。FIG. 2 is a graph showing the relationship between the surface roughness and the mixing ratio when a TiN film is etched using a mixed gas of BCl 3 gas and Cl 2 gas.
【図3】Al−Si−Cu合金膜をBCl3 ガス,Cl
2 ガス及びN2 ガスの混合ガスを用いてパターニングす
るときのサイドエッチ深さと混合比との関係を示すグラ
フ。FIG. 3 shows an Al—Si—Cu alloy film formed of BCl 3 gas and Cl.
4 is a graph showing a relationship between a side etch depth and a mixing ratio when patterning is performed using a mixed gas of 2 gas and N 2 gas.
【図4】本発明に使用する高周波プラズマエッチング装
置を示す模式図。FIG. 4 is a schematic diagram showing a high-frequency plasma etching apparatus used in the present invention.
【図5】本発明の第2の実施の形態について説明するた
めの(a)〜(d)に分図して示す工程順断面図。FIGS. 5A to 5D are cross-sectional views in the order of steps for explaining a second embodiment of the present invention.
【図6】第1の従来例について説明するための(a),
(b)に分図して示す工程順断面図。FIGS. 6A and 6B are diagrams for explaining a first conventional example;
FIG. 4B is a sectional view illustrating a process order, which is separately illustrated in FIG.
【図7】第2の従来例について説明するための(a)〜
(d)に分図して示す工程順断面図。FIGS. 7A to 7C are views for explaining a second conventional example.
FIG. 3D is a sectional view illustrating a process order, which is separately illustrated in FIG.
1 シリコン基板 2 熱酸化膜 3,3a,3−1,3−1A,3−1Aa Al−S
i−Cu合金膜 3−2,3−2A,3−2Aa,3−2Ab TiN
膜 4 酸化シリコン膜(マスク) 5 サイドエッチング 6 凹凸 7,7a 突起 8,8a バリア膜 9 酸化シリコン膜 10 レジスト膜パターン 100 半導体ウェーハ 101 ウェーハステージ 102 排気口 103 エッチング容器 104 ガス導入口 105 RF電源 106 ブロッキングコンデンサDESCRIPTION OF SYMBOLS 1 Silicon substrate 2 Thermal oxide film 3,3a, 3-1,3-1A, 3-1Aa Al-S
i-Cu alloy film 3-2, 3-2A, 3-2Aa, 3-2Ab TiN
Film 4 Silicon oxide film (mask) 5 Side etching 6 Unevenness 7, 7a Projection 8, 8a Barrier film 9 Silicon oxide film 10 Resist film pattern 100 Semiconductor wafer 101 Wafer stage 102 Exhaust port 103 Etching container 104 Gas inlet 105 RF power source 106 Blocking capacitor
Claims (8)
ウム合金膜及び窒化チタン膜を含む積層膜を被着した
後、第2の絶縁膜を形成しパターニング後このパターニ
ングに用いられたレジスト膜を除去する工程と、前記パ
ターニングされた第2の絶縁膜をマスクとしてプラズマ
エッチングにより前記積層膜をパターニングして配線層
を形成する半導体装置の製造方法において、BCl3ガ
スとCl2ガスの混合ガスにN2ガスを添加したエッチ
ングガスを用いて前記積層膜のパターニングを行うこと
を特徴とする半導体装置の製造方法。1. A first insulating film on a semiconductor substrate is coated with a laminated film including an aluminum alloy film and a titanium nitride film, then a second insulating film is formed and patterned, and then a resist film used for the patterning is formed. And a method of manufacturing a semiconductor device in which a wiring layer is formed by patterning the laminated film by plasma etching using the patterned second insulating film as a mask, wherein a mixed gas of BCl 3 gas and Cl 2 gas is used. Patterning the stacked film using an etching gas obtained by adding an N 2 gas to the semiconductor device.
られた前記アルミニウム合金膜と前記アルミニウム合金
膜上に設けられた前記窒化チタン膜とを備えることを特
徴とする請求項1記載の半導体装置の製造方法。2. The method according to claim 1, wherein the laminated film includes the aluminum alloy film provided on the first insulating film and the titanium nitride film provided on the aluminum alloy film. Of manufacturing a semiconductor device.
られた前記窒化チタン膜と前記窒化チタン膜上に設けら
れた前記アルミニウム合金膜とを備えることを特徴とす
る請求項1記載の半導体装置の製造方法。3. The laminated film according to claim 1, wherein the laminated film includes the titanium nitride film provided on the first insulating film and the aluminum alloy film provided on the titanium nitride film. Of manufacturing a semiconductor device.
3ガスの前記BCl3ガスと前記Cl2ガスの和に対す
る混合比を少なくとも15%とすることを特徴とする請
求項1乃至3のいずれか1項に記載の半導体装置の製造
方法。4. The BCl in the etching gas
3 The method of manufacturing a semiconductor device according to the BCl 3 any one of claims 1 to 3, characterized in that at least 15% mixing ratio to the sum of the gas and the Cl 2 gas in the gas.
3ガスの前記BCl3ガスと前記Cl2ガスの和に対す
る混合比が70%以下であることを特徴とする請求項1
乃至3のいずれか1項に記載の半導体装置の製造方法。5. The BCl in the etching gas
The mixing ratio of the three gases to the sum of the BCl 3 gas and the Cl 2 gas is 70% or less.
4. The method for manufacturing a semiconductor device according to claim 1.
平行平板型の高周波プラズマエッチング装置を使用する
ことを特徴とする請求項1乃至3いずれか1項に記載の
半導体装置の製造方法。6. In the plasma etching step,
4. The method of manufacturing a semiconductor device according to claim 1, wherein a parallel plate type high frequency plasma etching apparatus is used.
とを特徴とする請求項1乃至5いずれか1項に記載の半
導体装置の製造方法。7. The method of manufacturing a semiconductor device according to claim 1, wherein the second insulating film is a silicon oxide film.
たレジスト膜をアッシング処理により除去することを特
徴とする請求項1乃至5いずれか1項に記載の半導体装
置の製造方法。8. The method according to claim 1, wherein the resist film used for patterning the second insulating film is removed by ashing.
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP08137225A JP3112832B2 (en) | 1996-05-30 | 1996-05-30 | Method for manufacturing semiconductor device |
GB9711309A GB2313708B (en) | 1996-05-30 | 1997-05-30 | Method of fabricating semiconductor device |
KR1019970022319A KR100252492B1 (en) | 1996-05-30 | 1997-05-30 | Method of fabricating semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP08137225A JP3112832B2 (en) | 1996-05-30 | 1996-05-30 | Method for manufacturing semiconductor device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH09321026A JPH09321026A (en) | 1997-12-12 |
JP3112832B2 true JP3112832B2 (en) | 2000-11-27 |
Family
ID=15193711
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP08137225A Expired - Fee Related JP3112832B2 (en) | 1996-05-30 | 1996-05-30 | Method for manufacturing semiconductor device |
Country Status (3)
Country | Link |
---|---|
JP (1) | JP3112832B2 (en) |
KR (1) | KR100252492B1 (en) |
GB (1) | GB2313708B (en) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW383427B (en) * | 1998-04-03 | 2000-03-01 | United Microelectronics Corp | Method for etching tantalum oxide |
GB2337361B (en) * | 1998-05-06 | 2000-03-29 | United Microelectronics Corp | Method of etching tantalum oxide layer |
US6177353B1 (en) * | 1998-09-15 | 2001-01-23 | Infineon Technologies North America Corp. | Metallization etching techniques for reducing post-etch corrosion of metal lines |
JP3257533B2 (en) | 1999-01-25 | 2002-02-18 | 日本電気株式会社 | Wiring formation method using inorganic anti-reflection film |
JP3733021B2 (en) * | 2000-12-15 | 2006-01-11 | シャープ株式会社 | Plasma process method |
JP4546667B2 (en) * | 2001-05-17 | 2010-09-15 | 東京エレクトロン株式会社 | Dry etching method |
KR100453956B1 (en) * | 2001-12-20 | 2004-10-20 | 동부전자 주식회사 | Method for manufacturing metal line of semiconductor device |
DE102004022402B4 (en) * | 2004-05-06 | 2007-03-15 | Infineon Technologies Ag | Process for the anisotropic etching of aluminum-containing substrates |
JP5237306B2 (en) * | 2010-01-07 | 2013-07-17 | 日本電信電話株式会社 | Semiconductor integrated circuit device and method for manufacturing semiconductor integrated circuit device |
WO2021171458A1 (en) * | 2020-02-27 | 2021-09-02 | 株式会社日立ハイテク | Plasma processing method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5217570A (en) * | 1991-01-31 | 1993-06-08 | Sony Corporation | Dry etching method |
JPH06104222A (en) * | 1992-09-18 | 1994-04-15 | Fujitsu Ltd | Manufacture of semiconductor device |
JPH06151382A (en) * | 1992-11-11 | 1994-05-31 | Toshiba Corp | Dry etching method |
US5350488A (en) * | 1992-12-10 | 1994-09-27 | Applied Materials, Inc. | Process for etching high copper content aluminum films |
-
1996
- 1996-05-30 JP JP08137225A patent/JP3112832B2/en not_active Expired - Fee Related
-
1997
- 1997-05-30 GB GB9711309A patent/GB2313708B/en not_active Expired - Fee Related
- 1997-05-30 KR KR1019970022319A patent/KR100252492B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
GB9711309D0 (en) | 1997-07-30 |
GB2313708B (en) | 1998-07-29 |
JPH09321026A (en) | 1997-12-12 |
GB2313708A (en) | 1997-12-03 |
KR100252492B1 (en) | 2000-05-01 |
KR970077353A (en) | 1997-12-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100372742B1 (en) | Interconnection forming method utilizing an inorganic antireflection layer | |
JP3019021B2 (en) | Semiconductor device and manufacturing method thereof | |
US6383942B1 (en) | Dry etching method | |
JP3112832B2 (en) | Method for manufacturing semiconductor device | |
KR100581244B1 (en) | Fabricating method of semiconductor device | |
JPH07147271A (en) | Manufacture of semiconductor device | |
JPH07201986A (en) | Manufacture of semiconductor device | |
US6214725B1 (en) | Etching method | |
JP3125745B2 (en) | Method for manufacturing semiconductor device | |
KR20040017158A (en) | Method of etching aluminum layer using hard mask and metalization method for semiconductor device | |
JPH11145112A (en) | Patterning method | |
JP3371170B2 (en) | Method for manufacturing semiconductor device | |
US6559062B1 (en) | Method for avoiding notching in a semiconductor interconnect during a metal etching step | |
JPH07297281A (en) | Method for manufacturing connection hole | |
JPH05121378A (en) | Method of manufacturing semiconductor device | |
JPH05182937A (en) | Dry-etching method | |
JP3378693B2 (en) | Method for manufacturing semiconductor device | |
JP3541329B2 (en) | Dry etching method | |
JPH07221110A (en) | Interconnection structure of semiconductor device and manufacture thereof | |
JP2002026020A (en) | Method of manufacturing semiconductor device | |
JPH02148039A (en) | Resist pattern forming method | |
JPH09321141A (en) | Manufacture of semiconductor device | |
JP2001015494A (en) | Manufacture of semiconductor device and etching method | |
JPH09115906A (en) | Manufacture of semiconductor device | |
JPH0997797A (en) | Forming method of laminated wiring |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 19980804 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080922 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080922 Year of fee payment: 8 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090922 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090922 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100922 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100922 Year of fee payment: 10 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100922 Year of fee payment: 10 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110922 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110922 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120922 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120922 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130922 Year of fee payment: 13 |
|
LAPS | Cancellation because of no payment of annual fees |