JP3089356B2 - マトリクス表示装置用ビーム形成装置 - Google Patents

マトリクス表示装置用ビーム形成装置

Info

Publication number
JP3089356B2
JP3089356B2 JP02299104A JP29910490A JP3089356B2 JP 3089356 B2 JP3089356 B2 JP 3089356B2 JP 02299104 A JP02299104 A JP 02299104A JP 29910490 A JP29910490 A JP 29910490A JP 3089356 B2 JP3089356 B2 JP 3089356B2
Authority
JP
Japan
Prior art keywords
image memory
image
address data
display device
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP02299104A
Other languages
English (en)
Japanese (ja)
Other versions
JPH03220597A (ja
Inventor
ウイリアム・アール・ハンコツク
マイケル・ジエイ，ジヨンソン
ブレント・ハンス・ラーソン
Original Assignee
ハネウエル・インコーポレーテツド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ハネウエル・インコーポレーテツド filed Critical ハネウエル・インコーポレーテツド
Publication of JPH03220597A publication Critical patent/JPH03220597A/ja
Application granted granted Critical
Publication of JP3089356B2 publication Critical patent/JP3089356B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
    • G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/22—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of characters or indicia using display control signals derived from coded signals representing the characters or indicia, e.g. with a character-code memory
    • G09G5/24—Generation of individual character patterns
    • G09G5/28—Generation of individual character patterns for enhancement of character form, e.g. smoothing
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/395—Arrangements specially adapted for transferring the contents of the bit-mapped memory to the screen
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/399—Control of the bit-mapped memory using two or more bit-mapped memories, the operations of which are switched in time, e.g. ping-pong buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Image Generation (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Digital Computer Display Output (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
JP02299104A 1989-11-06 1990-11-06 マトリクス表示装置用ビーム形成装置 Expired - Fee Related JP3089356B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US43210589A 1989-11-06 1989-11-06
US432,105 1989-11-06

Publications (2)

Publication Number Publication Date
JPH03220597A JPH03220597A (ja) 1991-09-27
JP3089356B2 true JP3089356B2 (ja) 2000-09-18

Family

ID=23714799

Family Applications (1)

Application Number Title Priority Date Filing Date
JP02299104A Expired - Fee Related JP3089356B2 (ja) 1989-11-06 1990-11-06 マトリクス表示装置用ビーム形成装置

Country Status (8)

Country Link
EP (1) EP0427147B1 (fi)
JP (1) JP3089356B2 (fi)
KR (1) KR910010374A (fi)
CA (1) CA2024745C (fi)
DE (1) DE69016354T2 (fi)
DK (1) DK0427147T3 (fi)
FI (1) FI99215C (fi)
NO (1) NO303199B1 (fi)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2678462B1 (fr) * 1991-06-25 1993-12-24 Sextant Avionique Dispositif temps reel de presentation d'images de type television sur un ecran de visualisation.
US5264838A (en) * 1991-08-29 1993-11-23 Honeywell Inc. Apparatus for generating an anti-aliased display image halo
FR2793588B1 (fr) * 1999-05-11 2002-03-15 Sextant Avionique Systeme de traitement de donnees pour affichage sur un ecran matriciel
FR3119262B1 (fr) * 2021-01-25 2023-06-30 Thales Sa Système et procédé de traitement de données d'affichage de tracés en mode cavalier fournies par un boîtier générateur de symboles.

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4843380A (en) * 1987-07-13 1989-06-27 Megatek Corporation Anti-aliasing raster scan display system
US4939671A (en) * 1987-09-08 1990-07-03 Auto-Trol Technology Corporation Method and system for line drawing with next matrix feature

Also Published As

Publication number Publication date
EP0427147A2 (en) 1991-05-15
DE69016354D1 (de) 1995-03-09
EP0427147A3 (en) 1992-03-25
CA2024745C (en) 2002-08-06
KR910010374A (ko) 1991-06-29
FI99215C (fi) 1997-10-27
FI905463A0 (fi) 1990-11-05
DE69016354T2 (de) 1995-06-22
NO904299D0 (no) 1990-10-03
NO904299L (no) 1991-05-07
DK0427147T3 (da) 1995-06-26
FI99215B (fi) 1997-07-15
JPH03220597A (ja) 1991-09-27
EP0427147B1 (en) 1995-01-25
NO303199B1 (no) 1998-06-08
CA2024745A1 (en) 1991-05-07

Similar Documents

Publication Publication Date Title
US5339092A (en) Beam former for matrix display
US4808984A (en) Gamma corrected anti-aliased graphic display apparatus
US4843380A (en) Anti-aliasing raster scan display system
CN111326121B (zh) 驱动方法、驱动芯片、显示装置和存储介质
US4225861A (en) Method and means for texture display in raster scanned color graphic
EP0112057B1 (en) Colour video system using data compression and decompression
US4570233A (en) Modular digital image generator
US4591844A (en) Line smoothing for a raster display
JP2780193B2 (ja) デイザー装置
US5012163A (en) Method and apparatus for gamma correcting pixel value data in a computer graphics system
JP4358472B2 (ja) イメージデータの非対称スーパーサンプリングラスタ化のための方法およびシステム
US6825835B2 (en) Display device
EP0404911B1 (en) Vertical filtering apparatus for raster scanned display
US5233689A (en) Methods and apparatus for maximizing column address coherency for serial and random port accesses to a dual port ram array
RU2312404C2 (ru) Аппаратное ускорение графических операций при построении изображений на основе пиксельных подкомпонентов
JPS6277683A (ja) グラフイツクス表示装置
US5557297A (en) System for displaying calligraphic video on raster displays
JP2003520980A (ja) 前景および背景カラーの選択を効率的に実施し修正する方法および装置
WO1993013489A1 (en) An anti-aliasing method for polynomial curves using integer arithmetics
JPH0695273B2 (ja) デイスプレイ制御装置
US4695967A (en) High speed memory access circuit of CRT display unit
EP0043703B1 (en) Raster display generating system
US6496160B1 (en) Stroke to raster converter system
JP5231697B2 (ja) 表示される画像の解像度を改善する方法およびコンピュータ・システム
JP3089356B2 (ja) マトリクス表示装置用ビーム形成装置

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070721

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080721

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080721

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090721

Year of fee payment: 9

LAPS Cancellation because of no payment of annual fees