JP2989478B2 - Hybrid integrated circuit device - Google Patents

Hybrid integrated circuit device

Info

Publication number
JP2989478B2
JP2989478B2 JP17918894A JP17918894A JP2989478B2 JP 2989478 B2 JP2989478 B2 JP 2989478B2 JP 17918894 A JP17918894 A JP 17918894A JP 17918894 A JP17918894 A JP 17918894A JP 2989478 B2 JP2989478 B2 JP 2989478B2
Authority
JP
Japan
Prior art keywords
integrated circuit
circuit device
conductive pad
hybrid integrated
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP17918894A
Other languages
Japanese (ja)
Other versions
JPH0846083A (en
Inventor
優助 五十嵐
傑 若井
義幸 小林
純 坂野
貞道 高草木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Denki Co Ltd
Original Assignee
Sanyo Denki Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Denki Co Ltd filed Critical Sanyo Denki Co Ltd
Priority to JP17918894A priority Critical patent/JP2989478B2/en
Publication of JPH0846083A publication Critical patent/JPH0846083A/en
Application granted granted Critical
Publication of JP2989478B2 publication Critical patent/JP2989478B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19107Disposition of discrete passive components off-chip wires
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/11Printed elements for providing electric connections to or between printed circuits
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/40Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007Surface contacts, e.g. bumps

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は混成集積回路装置に関
し、特に銅(Cu)の配線パターンにボンディング性を
考慮してニッケル(Ni)膜を施した際、このNiによ
る髭が原因である短絡の発生防止に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a hybrid integrated circuit device, and more particularly, to a case where a nickel (Ni) film is formed on a copper (Cu) wiring pattern in consideration of a bonding property, a short circuit caused by the whiskers caused by the Ni. This is related to the prevention of occurrence of phenomena.

【0002】[0002]

【従来の技術】一般に混成集積回路装置には、低抵抗で
あるが故にCuをよく使うことがある。しかしこのCu
は、酸化されやすくまた熱伝導率が大きいことからボン
ディング性が悪い等の欠点を有し、そのために表面にN
iを施すことが一般的である。これらの公知技術とし
て、特願平5−295722号が詳しく、例えば図4を
参照して以下に説明して行く。例えば絶縁性を有する基
板(1)に所望の回路を達成するための導電路(2)が
形成され、この導電路(2)またはこれと一体でなる導
電パッドに半導体チップやチップ抵抗等が実装され、ま
たこの半導体チップと導電パッドの間等に金属細線によ
って電気的接続が達成され、前記回路が実現されてい
る。
2. Description of the Related Art In general, a hybrid integrated circuit device often uses Cu because of its low resistance. But this Cu
Has disadvantages such as poor bondability due to easy oxidation and high thermal conductivity.
It is common to apply i. As these known techniques, Japanese Patent Application No. 5-295722 is described in detail, and will be described below with reference to, for example, FIG. For example, a conductive path (2) for achieving a desired circuit is formed on an insulating substrate (1), and a semiconductor chip, a chip resistor, and the like are mounted on the conductive path (2) or a conductive pad integrated therewith. Further, electrical connection is achieved between the semiconductor chip and the conductive pad or the like by a thin metal wire, and the circuit is realized.

【0003】ここでは基板(1)としてはAl金属によ
り成り、表面を陽極酸化して酸化アルミニウム(3)を
生成し、導電路との接着性を考えエポキシ系の樹脂
(4)がその全面に被着されている。前記構成におい
て、Cu(5)の酸化防止や金属細線のボンディング性
を考慮してその表面にNi(6)がメッキされている。
[0003] Here, the substrate (1) is made of Al metal, the surface of which is anodized to produce aluminum oxide (3), and an epoxy resin (4) is coated on the entire surface in consideration of adhesion to the conductive path. Has been adhered. In the above structure, Ni (6) is plated on the surface in consideration of oxidation prevention of Cu (5) and bonding property of the thin metal wire.

【0004】一方、エッチングとしては、ドライエッチ
とウェットエッチングの2通りが有るがスループットを
考えてウェットがその主流となっている。一般に数μm
〜数十μmの金属をドライで行った場合、数時間以上か
かるものが、シャワー式のウェットエッチングで行えば
数分〜数十分程度でエッチングできるからである。特に
全面またはその一部のCuに、Niを被着し、塩化第2
鉄(FeCl3)のエッチャントでウェットエッチング
をした場合、Cuの方がエッチングレートが大きいた
め、図4のようにNiの庇(7)が形成される。
On the other hand, there are two types of etching, dry etching and wet etching, but wet is the mainstream in consideration of throughput. Generally several μm
This is because, when a metal of up to several tens of μm is dried, it takes several hours or more, but if it is performed by a shower type wet etching, it can be etched in several minutes to several tens of minutes. In particular, Ni is deposited on the entire surface or a part of Cu,
When wet etching is performed using an etchant of iron (FeCl 3), since the etching rate of Cu is higher, a Ni overhang (7) is formed as shown in FIG.

【0005】[0005]

【発明が解決しようとする課題】製造工程中において、
レジストゴミやその他のゴミが付着するための除去、お
よびNi表面が平らであるためボンディング性の向上を
考えてブラッシングが行われる。つまりこのブラッシン
グによりゴミは除去され、Niの表面は粗面になる。
SUMMARY OF THE INVENTION During the manufacturing process,
Brushing is performed in consideration of removal of resist dust and other dust and adhesion, and improvement of bonding properties since the Ni surface is flat. That is, dust is removed by this brushing, and the surface of Ni becomes rough.

【0006】しかし図4のようにNiに庇が設けられて
いるため、ブラシの毛足がこの庇に当り、Niヒゲ
(8)を生成し、導電路(2)間の短絡を発生させた
り、膜剥がれ等を発生させていた。また図3は、前記混
成集積回路装置の高密度実装のために導電パッドを近接
させた時の概略図である。パッドサイズによっても異な
るが矢印でしめした間隔は、パッドの側辺と配線の間隔
を示し約100μmに設定してある。しかし導電パッド
にも庇が形成されており、やはり髭が発生し短絡してし
まう問題があった。しかも大電流用導体回路では、Cu
箔の厚さが必要とされ、導体厚さに伴いNi髭の幅が大
きくなり、短絡も多発する問題があった。つまり電流値
によりCu(5)の膜厚が35μm、70μm及び10
5μmと異なり、前記ウェットエッチングでパターン化
した場合庇の長さは、約5μm、10μmおよび15μ
mと長くなってゆく。従って大電流で高密度の混成集積
回路装置を達成しようとする場合、この髭による短絡が
非常に大きな問題となる。
However, since the eaves are provided on Ni as shown in FIG. 4, the bristle of the brush hits the eaves, and generates Ni whiskers (8) to cause a short circuit between the conductive paths (2). , Film peeling and the like occurred. FIG. 3 is a schematic diagram when conductive pads are brought close to each other for high-density mounting of the hybrid integrated circuit device. The distance indicated by the arrow, which varies depending on the pad size, indicates the distance between the side of the pad and the wiring, and is set to about 100 μm. However, the eaves are also formed on the conductive pad, and there is also a problem that a beard is generated and a short circuit occurs. Moreover, in the conductor circuit for large current, Cu
The thickness of the foil is required, and the width of the Ni whiskers increases with the thickness of the conductor. That is, depending on the current value, the film thickness of Cu (5) is 35 μm, 70 μm and 10 μm.
Unlike 5 μm, the length of the eaves when patterned by the wet etching is about 5 μm, 10 μm and 15 μm.
It becomes longer with m. Therefore, when an attempt is made to achieve a high-density hybrid integrated circuit device with a large current, the short circuit due to the whiskers becomes a very serious problem.

【0007】[0007]

【課題を解決するための手段】本発明は前述の課題に鑑
みて成され、第1として、導電パッドを、形状が非直線
により構成された形状にする事で解決するものである。
第2に、前記導電パッドの形状を、円または楕円にする
ことで解決するものである。
SUMMARY OF THE INVENTION The present invention has been made in view of the above-mentioned problems, and, first, is to solve the problem by making the conductive pad a non-linear shape.
Second, the problem is solved by making the shape of the conductive pad a circle or an ellipse.

【0008】[0008]

【作用】第1に、電パッドの形状を、非直線で形成する
事により、ブラシの毛足の当接領域を点にする事がで
き、当接による膜剥がれを防止できる。たとえば図1に
於いて、ブラシの回転方向が、紙面の上下方向に回転す
るとすれば、バッドの側辺が直線であれば、この側辺
は、常時毛足と当接している。従って膜剥がれの原因と
なる力が常時Niに働くが、パッドの形状が非直線であ
れば、当接領域は一点となるので、膜剥がれの原因とな
る力は大幅に小さくできる。しかもパッドを円にすれ
ば、図1に示す矢印Aの所が一番最短距離で、それ以外
はこの距離Aよりも長くなる。従って、Aの長さの髭が
発生しても、短絡するところは矢印の所であり、それ以
外の所は短絡を防止できる効果がある。
First, by forming the shape of the electric pad in a non-linear manner, the contact area of the bristle of the brush can be set as a point, and film peeling due to the contact can be prevented. For example, in FIG. 1, if the rotation direction of the brush rotates in the vertical direction on the paper surface, if the side of the pad is a straight line, the side is always in contact with the bristle feet. Therefore, the force causing the film peeling always acts on Ni, but if the shape of the pad is non-linear, the contact area becomes one point, so that the force causing the film peeling can be greatly reduced. Moreover, if the pad is circular, the point indicated by arrow A in FIG. 1 is the shortest distance, and the other points are longer than this distance A. Therefore, even if a beard having a length of A occurs, the short-circuited portion is indicated by the arrow, and the other portions are effective in preventing the short-circuit.

【0009】第2に、導電パッドの形状を円または楕円
とすることで、前述したように毛足の接触は点接触とな
り、しかも面積が確保できるため金属細線のワイヤーボ
ンディングも可能となる。
Second, by making the shape of the conductive pad a circle or an ellipse, as described above, the contact of the hair is point contact, and the area can be secured, so that wire bonding of a thin metal wire can be performed.

【0010】[0010]

【実施例】以下に本発明の混成集積回路装置を図1およ
び図2を参照しながら説明する。まず図4に示すよう
に、少なくともその表面が絶縁性を有する基板(1)が
あり、この上には導電路(2)が形成される。この基板
(1)は、ここではAl基板よりなり、その表面は陽極
酸化により酸化アルミニウム(3)が生成され、更に導
電路(2)との接着性を考えて、エポキシ系の樹脂
(4)が被膜されている。しかし少なくとも表面が絶縁
処理されていればよく、他の方法(例えばスパッタリン
グ等)で直接導電路を成膜できるのであれば、セラミッ
ク、プリント基板またはガラス基板等に導電材料を被着
して良い。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A hybrid integrated circuit device according to the present invention will be described below with reference to FIGS. First, as shown in FIG. 4, there is a substrate (1) having at least an insulating surface, on which a conductive path (2) is formed. Here, the substrate (1) is made of an Al substrate, the surface of which is formed with aluminum oxide (3) by anodic oxidation, and furthermore, an epoxy resin (4) in consideration of adhesiveness with the conductive path (2). Is coated. However, it is sufficient that at least the surface is insulated, and if a conductive path can be directly formed by another method (for example, sputtering or the like), a conductive material may be applied to a ceramic, a printed board, a glass substrate, or the like.

【0011】前記導電路(2)は、2層構造で成り、下
層の第1の導電路(5)は、例えばCuよりなる金属で
形成され、ここでは35μmの厚さでこの導電路(2)
の主となる。また第1の導電路(5)上には、数μm〜
10μm程度、実際ここでは5μmのNiより成る第2
の導電路(6)が被着されている。また図は、ボンディ
ング性や高密度を考えて、ボンディングパッドが一領域
に集積した状態のものを示したものである。
The conductive path (2) has a two-layer structure, and the lower first conductive path (5) is formed of, for example, a metal made of Cu. In this case, the conductive path (2) has a thickness of 35 μm. )
The main. On the first conductive path (5), several μm to
A second layer made of Ni of about 10 μm,
The conductive path (6) is applied. The figure shows a state in which bonding pads are integrated in one region in consideration of bonding properties and high density.

【0012】本発明の第1の特徴は、導電パッド(1
0)の形状、つまり非直線で成る形状にある。従来の導
電パッドの形状は、図3に示すように方形状であり、こ
の方形形状の相対向する側辺と平行な方向にブラシが回
転すると、この平行な側辺に当接する確率は非常に高い
が、例えば円や楕円の形状であれば、ブラシの回転方向
がどの方向であれ、当接する領域は一点であり、従来の
形状よりもブラシの毛足の当接確率をかなり低下させる
ことができる。
A first feature of the present invention is that a conductive pad (1
0), that is, a non-linear shape. The shape of a conventional conductive pad is a square as shown in FIG. 3, and when the brush rotates in a direction parallel to the opposite sides of the square, the probability of contact with the parallel sides is very high. Although it is high, for example, in the case of a circular or elliptical shape, the contact area is one point regardless of the direction of rotation of the brush, and the contact probability of the bristle of the brush is considerably lower than the conventional shape. it can.

【0013】また図1に示すように、矢印Aの間隔は、
導電パッドと右隣の配線の最短距離を示すものである。
髭はどこに発生するか不明だが、この矢印の所に発生す
る髭が距離Aよりも短ければ、他のパッド周辺の距離
は、其れよりも長いために全く問題ない。また矢印Aの
箇所以外は、右隣の配線からどんどん離れていくので、
髭の長さにも依るが隣の配線との接触は減少する。
As shown in FIG. 1, the interval between arrows A is
It shows the shortest distance between the conductive pad and the wiring on the right.
It is unknown where the whiskers occur, but if the whiskers generated at this arrow are shorter than the distance A, the distance around the other pads is longer than that, so there is no problem at all. Also, except for the location indicated by the arrow A, it goes away from the wiring on the right side more and more.
Depending on the length of the whiskers, contact with adjacent wiring is reduced.

【0014】次に製造方法を簡単に説明する。まず金属
基板(1)を用意し、その表面を陽極酸化して酸化アル
ミニウム(3)を形成し、エポキシ系の樹脂(4)を成
膜した後、この樹脂の接着性を利用して、全面にCu箔
(5)をプレス接着し、更にこの全表面にNi層(6)
をメッキにより成膜している。続いて、ホトリソグラフ
ィ技術により、導電路(2)を形成する領域にホトレジ
ストを成膜し、被エッチング面に常時新しいエッチャン
トが供給されるようにしてウェットエッチングする。こ
の新しいエッチャントを被エッチング面に供給すると同
時に、反応物を取り除くためにエッチャントに流れを与
える方式を、ここでは強制供給法と仮称する。この方法
は、シャワー、液層内を循環させる方法等色々考えら
れ、ここで従来方法のエッチャントは塩化第2鉄であ
り、強制循環方式としてシャワーを採用した。塩化第2
鉄のエッチングレートRは、R(Cu)>R(Ni)で
あるため、図4にも示したような庇(7)ができた状態
で第1の導電路(5)と第2の導電路(6)が形成され
る。
Next, the manufacturing method will be briefly described. First, a metal substrate (1) is prepared, its surface is anodically oxidized to form aluminum oxide (3), and an epoxy resin (4) is formed into a film. Press-bond Cu foil (5) to the surface, and further Ni layer (6)
Is formed by plating. Subsequently, a photoresist is formed in a region where the conductive path (2) is to be formed by photolithography, and wet etching is performed so that a new etchant is always supplied to the surface to be etched. The method of supplying the new etchant to the surface to be etched and simultaneously applying a flow to the etchant to remove a reactant is temporarily referred to as a forced supply method. Various methods can be considered for this method, such as a shower and a method of circulating in a liquid layer. Here, the etchant of the conventional method is ferric chloride, and a shower was adopted as a forced circulation method. Second chloride
Since the etching rate R of iron is R (Cu)> R (Ni), the first conductive path (5) and the second conductive path (5) are formed in a state where the eaves (7) as shown in FIG. 4 are formed. A path (6) is formed.

【0015】最後には、説明を簡単にするが、Ni膜の
粗面化および塵の除去のためにブラッシングを行って
も、従来の構造と異なり、膜剥がれを無くすことができ
る。その後、図面では省略したが、チップ抵抗、半導体
チップ等が固着され、必要箇所に金属細線(11)ワイ
ヤーボンドされて所定の回路が達成される。更に必要に
よってリードの接続や樹脂モールドまたはケースの取り
つけが行われて完成される。
Finally, for simplicity of explanation, even if brushing is performed to roughen the Ni film and remove dust, unlike the conventional structure, film peeling can be eliminated. Thereafter, although omitted in the drawings, a chip resistor, a semiconductor chip, and the like are fixed, and a thin metal wire (11) is wire-bonded to a required portion to achieve a predetermined circuit. Further, if necessary, connection of leads and mounting of a resin mold or a case are performed to complete the process.

【0016】[0016]

【発明の効果】以上の説明からも明らかなように、第1
に、導電パッドを非直線で形成することにより、ブラシ
の毛足は一点でしか当接しないため、従来の方形形状と
比較して大幅にNi髭を抑止できる。また実施例では説
明を省略したが、従来構造において、非直線で形成して
も効果はある。つまり庇は形成されているが、毛足の当
接領域は一点であるため、髭の発生は抑止できる。
As is clear from the above description, the first
In addition, by forming the conductive pad in a non-linear manner, the bristle of the brush abuts at only one point, so that the Ni whiskers can be greatly suppressed as compared with the conventional rectangular shape. Although the description is omitted in the embodiment, the effect can be obtained even if the non-linear shape is formed in the conventional structure. In other words, the eaves are formed, but since the contact area of the hair foot is only one point, the occurrence of beard can be suppressed.

【0017】また円形の導電パッドであるため最短距離
は一点であり、それ以外はだんだんと遠くなるため、短
絡の確率が距離が長くなるにつれて小さくなる。第2
に、形状として、円や楕円を用いれば、比較的大きな面
積を必要とするボンデイングエリアを確保することがで
きるので、良好にワイヤーボンディングする事ができ
る。
Further, the shortest distance is one point because of the circular conductive pad, and the distance is gradually increased in other areas. Therefore, the probability of short-circuiting decreases as the distance increases. Second
In addition, if a circle or an ellipse is used as the shape, a bonding area requiring a relatively large area can be secured, so that good wire bonding can be performed.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施例を説明する図である。FIG. 1 is a diagram illustrating an embodiment of the present invention.

【図2】図1の導電パッドを採用したパターン図であ
る。
FIG. 2 is a pattern diagram employing the conductive pad of FIG. 1;

【図3】従来の導電パッドの図である。FIG. 3 is a diagram of a conventional conductive pad.

【図4】従来の問題点を説明する斜視図である。FIG. 4 is a perspective view illustrating a conventional problem.

【符号の説明】[Explanation of symbols]

1 基板 2 導電路 5 第1の導電路 6 第2の導電路 10 導電パッド 11 金属細線 Reference Signs List 1 substrate 2 conductive path 5 first conductive path 6 second conductive path 10 conductive pad 11 thin metal wire

───────────────────────────────────────────────────── フロントページの続き (72)発明者 坂野 純 大阪府守口市京阪本通2丁目5番5号 三洋電機株式会社内 (72)発明者 高草木 貞道 大阪府守口市京阪本通2丁目5番5号 三洋電機株式会社内 (56)参考文献 特開 平5−55284(JP,A) (58)調査した分野(Int.Cl.6,DB名) H01L 23/12 H05K 3/34 501 ────────────────────────────────────────────────── ─── Continuing on the front page (72) Inventor Jun Sakano 2-5-5 Keihanhondori, Moriguchi-shi, Osaka Sanyo Electric Co., Ltd. (72) Sadamichi Takagusagi 2-5-5 Keihanhondori, Moriguchi-shi, Osaka No. 5 Sanyo Electric Co., Ltd. (56) References JP-A-5-55284 (JP, A) (58) Fields investigated (Int. Cl. 6 , DB name) H01L 23/12 H05K 3/34 501

Claims (2)

(57)【特許請求の範囲】(57) [Claims] 【請求項1】 少なくとも表面が絶縁性を有する基板
と、この基板の表面に形成された銅より成る導電パッド
前記基板に固着された受動素子および能動素子と
前記受動素子または前記能動素子のいずれか一方と前記
導電パッドを電気的に接続する金属細線とを少なくとも
有する混成集積回路装置に於いて、前記導電パットは、銅箔とNi層が順次積層され、前記
導電パッドを構成するNiには、庇が形成されていると
共に、前記導電パッドの形状は実質的に円または楕円で
ある事を特徴とした混成集積回路装置。
1. A substrate having at least an insulating surface and a conductive pad made of copper formed on the surface of the substrate
And a passive element and an active element fixed to the substrate ,
It said passive element or at the hybrid integrated circuit device having at least a thin metal wires for electrically connecting one and the conductive pads of the active element, the conductive pad is a copper foil and a Ni layer are sequentially stacked And said
Ni that constitutes the conductive pad has an eaves formed
In both cases, the shape of the conductive pad is substantially circular or elliptical.
A hybrid integrated circuit device characterized by a certain point.
【請求項2】 前記銅箔は、およそ35μm〜105μ
m程度、前記Niは数μm〜10μm程度であり、前記
Ni表面は、ブラッシングにより粗面化されるる請求項
1に記載の混成集積回路装置。
2. The method according to claim 1, wherein the copper foil is approximately 35 μm to 105 μm.
m, the Ni is several μm to 10 μm,
The Ni surface is roughened by brushing.
2. The hybrid integrated circuit device according to 1.
JP17918894A 1994-07-29 1994-07-29 Hybrid integrated circuit device Expired - Lifetime JP2989478B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP17918894A JP2989478B2 (en) 1994-07-29 1994-07-29 Hybrid integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP17918894A JP2989478B2 (en) 1994-07-29 1994-07-29 Hybrid integrated circuit device

Publications (2)

Publication Number Publication Date
JPH0846083A JPH0846083A (en) 1996-02-16
JP2989478B2 true JP2989478B2 (en) 1999-12-13

Family

ID=16061483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP17918894A Expired - Lifetime JP2989478B2 (en) 1994-07-29 1994-07-29 Hybrid integrated circuit device

Country Status (1)

Country Link
JP (1) JP2989478B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6045295B2 (en) * 2012-10-24 2016-12-14 三菱重工環境・化学エンジニアリング株式会社 High-temperature furnace monitoring device and high-temperature furnace monitoring system equipped with the same

Also Published As

Publication number Publication date
JPH0846083A (en) 1996-02-16

Similar Documents

Publication Publication Date Title
JP3154713B2 (en) Anisotropic conductive film and method for manufacturing the same
JP4282777B2 (en) Semiconductor device substrate and semiconductor device manufacturing method
JP3855320B2 (en) Semiconductor device substrate manufacturing method and semiconductor device manufacturing method
JP2664408B2 (en) Manufacturing method of hybrid integrated circuit
JP2989478B2 (en) Hybrid integrated circuit device
JPH11233531A (en) Structure and method for packaging electronic part
JP2001345205A (en) Method of forming thin-film resistor element in printed board, thin-film resistor element and thin-film capacitor element
JPH0846082A (en) Hybrid integrated circuit device
JP2000299339A (en) Semiconductor device and manufacture thereof
JP3519256B2 (en) Improvement of dummy pattern in device hole
JPH10270630A (en) Substrate for semiconductor device and manufacture thereof
JPH11126952A (en) Hybrid integrated circuit device and its manufacture
JP2003069230A (en) Thin film multilayer interconnection board
JPS606555B2 (en) Resistor structure of hybrid integrated circuit
JPS6116415A (en) Wiring unit
JP3568249B2 (en) Semiconductor device and method for manufacturing chip carrier used therein
JPH07307550A (en) Manufacture of electronic component
JPH0495312A (en) Anisotropic conductive film
JP2001143423A (en) Flexure
JP3667846B2 (en) Method for manufacturing hybrid integrated circuit device
JP2000331590A (en) Circuit protection element and its manufacture
JPH1126625A (en) Substrate for semiconductor device and manufacture thereof
JPH09289274A (en) Substrate for semiconductor device and its manufacture
JP3695816B2 (en) Wiring etching method
JP3226010B2 (en) Method of manufacturing film carrier for semiconductor device

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20081008

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20091008

Year of fee payment: 10

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101008

Year of fee payment: 11

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111008

Year of fee payment: 12

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121008

Year of fee payment: 13