JP2953163B2 - 半導体装置実装用基板の製造方法 - Google Patents
半導体装置実装用基板の製造方法Info
- Publication number
- JP2953163B2 JP2953163B2 JP34916291A JP34916291A JP2953163B2 JP 2953163 B2 JP2953163 B2 JP 2953163B2 JP 34916291 A JP34916291 A JP 34916291A JP 34916291 A JP34916291 A JP 34916291A JP 2953163 B2 JP2953163 B2 JP 2953163B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- thin plate
- manufacturing
- substrate
- aluminum
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L24/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L24/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/4501—Shape
- H01L2224/45012—Cross-sectional shape
- H01L2224/45015—Cross-sectional shape being circular
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/84—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
- H01L2224/848—Bonding techniques
- H01L2224/84801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/8538—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/85385—Shape, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
Description
の製造方法に関し、詳しくはセラミックス基板表面に被
着したアルミニウム等の薄板を化学的に研磨したセラミ
ックス基板を製造する場合、この薄板の表面が変質しな
いようにした半導体装置実装用基板の製造方法に関す
る。
を搭載する半導体装置実装用基板は、セラミックス基板
にアルミニウムまたはアルミニウム合金の薄板が被着さ
れ、この薄板の所定部分にニッケルがメッキされてい
た。
法を図11〜図17を用いて説明する。まず、アルミナ
等のセラミックス基板21を準備し(図11)、このセ
ラミックス基板21の両面に回路パターン形成用、ヒー
トシンク接合用のアルミニウムまたはアルミニウム合金
の薄板22をそれぞれ被着していた(図12)。次に、
この薄板22に機械的研磨(図13)および化学的研磨
(図14)を順番に施していた。なお、機械的研磨は、
上記薄板22の表面の酸化層を除去するために行ってい
る。そして、化学的研磨は、上記薄板22とニッケルと
の接合強度を上げるために行っている。次に、この薄板
22の一部分に所定パターンのレジスト23を塗布して
いた(図15)。次に、レジスト23が塗布されてない
薄板22の表面にニッケル24をメッキしていた(図1
6)。次に、このレジスト24を除去することにより、
上記薄板22の他の一部分にニッケル24がメッキされ
るものである(図17)。
うな従来の半導体装置実装用基板の製造方法にあって
は、化学的研磨の後、レジスト工程でアルミニウムまた
はアルミニウム合金の薄板表面が変質してしまう。その
結果、ニッケルメッキが剥げてしまう。従って、半導体
装置実装用基板の信頼性が低下してしまうという課題が
あった。
アルミニウム合金の薄板表面からのニッケルメッキの剥
離を防止し、半導体装置実装用基板の信頼性を向上させ
た半導体装置実装用基板の製造方法を提供することを、
その目的としている。
実装されるセラミックス基板面にアルミニウムまたはア
ルミニウム合金の層を形成する工程と、この層の全面に
機械的研磨を施す工程と、この機械的研磨された面に所
定パターンのレジストを被着する工程と、このレジスト
が被着されていない機械研磨面の所定部分に化学的研磨
を施す工程と、この所定部分にニッケルメッキ層を形成
する工程と、を備えた半導体装置実装用基板の製造方法
である。
にあっては、アルミニウムまたはアルミニウム合金の薄
板の面の所定部分についてはレジストプロセスにより変
質するが、この変質した面に化学的研磨を施し、この所
定部分にニッケルメッキ層を形成している。このため、
変質した部分が化学的研磨により除去され、変質のない
状態の面にニッケルメッキが施されることとなる。よっ
て、アルミニウムまたはアルミニウム合金層に対するニ
ッケルメッキ層の剥離は完全に防止されることとなる。
方法を実施例に基づいて説明する。図1〜図10は、本
発明の一実施例を説明するためのものである。
例えば所定の厚さの純度96%のAl2O3焼結体である
アルミナ基板11を使用するものとする(図1)。そし
て、このアルミナ基板11の上面には、例えば純度が9
9.99%のアルミニウム製の回路形成用薄板12が、
例えばAl−Si合金およびAl−Ge合金からなるろ
う材により接着されている。さらに、アルミナ基板11
の下面には、例えば同じく純度99.99%のアルミニ
ウム製のヒートシンク接合用薄板18がろう材により接
着されている(図2)。
18との圧延加工時に30μmの厚さにクラッドしてろ
う付け板材(ブレージングシート)とし、これらの材料
を積み重ねた状態で、ろう材に適合した430〜610
℃の温度範囲内に真空中で10分間保持した条件でろう
付けして積層接合体とし、350℃で30分間の熱処理
後室温まで徐冷することによって行っている。なお、薄
板材12の回路形成は、接合前の形成回路の打ち抜き、
または、接合後のエッチング加工等により行っている。
アルミニウムの他にも、例えばAl−2.5%(重量
%、以下同じ)Mg−0.2%Cr合金、Al−1%M
n合金、Al−0.02%Ni合金、Al−0.005%
B合金等を用いることができる。
下面に、例えばポリシング等の機械的研磨を施す(図
3)ことにより、これらの表面上の酸化膜を除去する。
次に、この薄板12上面にフォトレジスト膜13を被
着、露光等することにより所定のパターンのフォトレジ
スト膜13を形成する(図4)。このとき、薄板12上
面でこのレジストプロセスによってレジストが除去され
て露出した部分は変質している可能性がある。
13が形成されていない部分および薄板18の下面に化
学的研磨を施す(図5)。例えば50〜90℃の温度範
囲で、リン酸20〜60%、硝酸2〜40%に硫酸20
〜60%を添加した液中に、数秒〜数分間浸漬させて行
う。この化学的研磨により、機械的研磨により生じた凸
部を化学的に溶解させ平滑にするものである。
ォトレジスト膜13が形成されていない薄板12の上面
および薄板18の下面全面に厚さ5μmのニッケルメッ
キ層14を通常の無電解メッキ法により被着する(図
6)。そして、フォトレジスト膜13を除去することに
より、ニッケルメッキ層14は、薄板12の所定面と薄
板18の下面に形成されるものである(図7)。
体装置を実装する場合は、例えばダイボンディングとワ
イヤボンディングとを施す。つまり、まずニッケルメッ
キ層14にPb−Sn製のはんだ15を被着する(図
8)。このはんだ15を介して、ICチップ16等を実
装し固定する(図9)。そして、超音波エネルギーを用
いて、ICチップ16等のパッドと上記薄板22の回路
パターンの所定部分とを直径25〜300μmの純度9
9.99%のアルミニウム線17で接続する。さらに、
薄板12、18と同じ材料のヒートシンク19をはんだ
15を介して基板に接合するものである。
を施した結果、このニッケルメッキ層14のアルミニウ
ム薄板12、18に対する密着不良は生じることなく、
ニッケルメッキ14がもろくなったり、これにピットや
シミ等が発生するこもない。これにより、はんだ15の
ニッケルメッキ層14へののりが良くなり、ICチップ
16やヒートシンク19の接合強度が向上する。したが
って、半導体実装装置用基板の品質が向上する。
板11に薄板18とニッケルメッキ層15とを介しない
で、ヒートシンク19をアルミナ基板11に直接ろう材
を介して接着してもよい。
ルミニウム合金の薄板表面において変質した部分を除去
することができ、この部分にニッケルメッキを施してい
る。この結果、ニッケルメッキの剥離を防止することが
できる。したがって、半導体装置実装用基板の信頼性を
向上させることができる。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
の製造方法の一工程を示す断面図である。
板の製造方法の一工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
工程を示す断面図である。
Claims (1)
- 【請求項1】 半導体装置が実装されるセラミックス基
板面にアルミニウムまたはアルミニウム合金の層を形成
する工程と、 この層の全面に機械的研磨を施す工程と、 この機械的研磨された面に所定パターンのレジストを被
着する工程と、 このレジストが被着されていない機械研磨面の所定部分
に化学的研磨を施す工程と、 この所定部分にニッケルメッキ層を形成する工程と、を
備えたことを特徴とする半導体装置実装用基板の製造方
法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP34916291A JP2953163B2 (ja) | 1991-12-06 | 1991-12-06 | 半導体装置実装用基板の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP34916291A JP2953163B2 (ja) | 1991-12-06 | 1991-12-06 | 半導体装置実装用基板の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH05160288A JPH05160288A (ja) | 1993-06-25 |
JP2953163B2 true JP2953163B2 (ja) | 1999-09-27 |
Family
ID=18401892
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP34916291A Expired - Lifetime JP2953163B2 (ja) | 1991-12-06 | 1991-12-06 | 半導体装置実装用基板の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2953163B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8188376B2 (en) | 2004-08-17 | 2012-05-29 | Mitsubishi Materials Corporation | Insulation substrate, power module substrate, manufacturing method thereof, and power module using the same |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7306748B2 (en) * | 2003-04-25 | 2007-12-11 | Saint-Gobain Ceramics & Plastics, Inc. | Methods for machining ceramics |
JP6152626B2 (ja) * | 2012-03-30 | 2017-06-28 | 三菱マテリアル株式会社 | パワーモジュール用基板の製造方法 |
-
1991
- 1991-12-06 JP JP34916291A patent/JP2953163B2/ja not_active Expired - Lifetime
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8188376B2 (en) | 2004-08-17 | 2012-05-29 | Mitsubishi Materials Corporation | Insulation substrate, power module substrate, manufacturing method thereof, and power module using the same |
Also Published As
Publication number | Publication date |
---|---|
JPH05160288A (ja) | 1993-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5817541A (en) | Methods of fabricating an HDMI decal chip scale package | |
US6183588B1 (en) | Process for transferring a thin-film structure to a substrate | |
TWI223419B (en) | Semiconductor device and method of manufacturing the same | |
JPH02246335A (ja) | テープ組立体をボンドさせた半導体装置及びその製造方法 | |
WO1995026047A1 (en) | Semiconductor package manufacturing method and semiconductor package | |
TW200423373A (en) | Electronic parts packaging structure and method of manufacturing the same | |
JP3971500B2 (ja) | 半導体素子実装用配線基板の製造方法 | |
JP3003624B2 (ja) | 半導体装置 | |
JP2953163B2 (ja) | 半導体装置実装用基板の製造方法 | |
JP2784122B2 (ja) | 半導体装置の製法 | |
JP3407839B2 (ja) | 半導体装置のはんだバンプ形成方法 | |
JP3352084B2 (ja) | 半導体素子搭載用基板及び半導体パッケージ | |
JP2003007939A (ja) | ヒートシンク付セラミック回路基板及びその製造方法 | |
JPH09306949A (ja) | 複合バンプへのテープ自動化結合方法 | |
JPH08222828A (ja) | プリント配線板及びその製造方法 | |
JPS61121489A (ja) | 基板製造用Cu配線シ−ト | |
JP2003060129A (ja) | 回路基板及び回路基板の部分メッキ方法 | |
JP3153115B2 (ja) | 回路基板 | |
JP3201501B2 (ja) | パッケージ部品の製造方法及びこのパッケージ部品用のヒートスプレッダの形成方法 | |
JPH06334114A (ja) | マルチチップ半導体装置 | |
JP2002110858A (ja) | 半導体パッケージの製造法及び半導体パッケージ | |
US6602431B2 (en) | Enhancements in sheet processing and lead formation | |
JP3304447B2 (ja) | 電子部品搭載用基板 | |
JP3177934B2 (ja) | マルチチップ半導体装置 | |
JPH08274123A (ja) | 混成集積回路基板用導体の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19990615 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080716 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080716 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090716 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20090716 Year of fee payment: 10 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100716 Year of fee payment: 11 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100716 Year of fee payment: 11 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100716 Year of fee payment: 11 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110716 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110716 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120716 Year of fee payment: 13 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120716 Year of fee payment: 13 |