JP2728013B2 - BiCMOS論理ゲート回路 - Google Patents
BiCMOS論理ゲート回路Info
- Publication number
- JP2728013B2 JP2728013B2 JP7079844A JP7984495A JP2728013B2 JP 2728013 B2 JP2728013 B2 JP 2728013B2 JP 7079844 A JP7079844 A JP 7079844A JP 7984495 A JP7984495 A JP 7984495A JP 2728013 B2 JP2728013 B2 JP 2728013B2
- Authority
- JP
- Japan
- Prior art keywords
- channel mos
- circuit
- logic gate
- transistor
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
- H03K3/356034—Bistable circuits using additional transistors in the input circuit the input circuit having a differential configuration
- H03K3/356043—Bistable circuits using additional transistors in the input circuit the input circuit having a differential configuration with synchronous operation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/003—Modifications for increasing the reliability for protection
- H03K19/00369—Modifications for compensating variations of temperature, supply voltage or other physical parameters
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
- H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
- H03K19/09448—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET in combination with bipolar transistors [BIMOS]
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/021—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of more than one type of element or means, e.g. BIMOS, composite devices such as IGBT
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Power Engineering (AREA)
- Logic Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7079844A JP2728013B2 (ja) | 1995-03-10 | 1995-03-10 | BiCMOS論理ゲート回路 |
| EP96103503A EP0731563A2 (en) | 1995-03-10 | 1996-03-06 | A BiCMOS logic gate |
| EP98111473A EP0875997A3 (en) | 1995-03-10 | 1996-03-06 | A BiCMOS logic gate |
| EP98111474A EP0881771A1 (en) | 1995-03-10 | 1996-03-06 | A BiCMOS Logic Gate |
| US08/613,881 US5739703A (en) | 1995-03-10 | 1996-03-11 | BiCMOS logic gate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP7079844A JP2728013B2 (ja) | 1995-03-10 | 1995-03-10 | BiCMOS論理ゲート回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH08251007A JPH08251007A (ja) | 1996-09-27 |
| JP2728013B2 true JP2728013B2 (ja) | 1998-03-18 |
Family
ID=13701519
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP7079844A Expired - Fee Related JP2728013B2 (ja) | 1995-03-10 | 1995-03-10 | BiCMOS論理ゲート回路 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US5739703A (enExample) |
| EP (3) | EP0881771A1 (enExample) |
| JP (1) | JP2728013B2 (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5978379A (en) | 1997-01-23 | 1999-11-02 | Gadzoox Networks, Inc. | Fiber channel learning bridge, learning half bridge, and protocol |
| US6008670A (en) * | 1997-08-19 | 1999-12-28 | Hewlett-Packard | Differential CMOS logic family |
| US7430171B2 (en) | 1998-11-19 | 2008-09-30 | Broadcom Corporation | Fibre channel arbitrated loop bufferless switch circuitry to increase bandwidth without significant increase in cost |
| US6002245A (en) * | 1999-02-26 | 1999-12-14 | National Semiconductor Corporation | Dual regeneration bandgap reference voltage generator |
| US6271701B1 (en) * | 1999-05-14 | 2001-08-07 | Analog Devices, Inc. | Resetting flip-flop structures and methods for high-rate trigger generation and event monitoring |
| US6380794B1 (en) * | 2000-03-24 | 2002-04-30 | Sige Microsystems Inc. | Hybrid circuit having current source controlled by a comparator |
| US6489811B2 (en) * | 2001-03-08 | 2002-12-03 | Hiband Semiconductor, Inc. | Logic gate with symmetrical propagation delay from any input to any output and a controlled output pulse width |
| US7928765B2 (en) * | 2009-03-30 | 2011-04-19 | Lsi Corporation | Tuning high-side and low-side CMOS data-paths in CML-to-CMOS signal converter |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4645951A (en) * | 1983-08-31 | 1987-02-24 | Hitachi, Ltd. | Semiconductor integrated circuit having a C-MOS internal logic block and an output buffer for providing ECL level signals |
| FR2594610A1 (fr) * | 1986-02-18 | 1987-08-21 | Labo Electronique Physique | Dispositif semiconducteur du type reseau de portes prediffuse pour circuits a la demande |
| US5144164A (en) * | 1988-03-18 | 1992-09-01 | Kabushiki Kaisha Toshiba | BiCMOS current switching circuit having a plurality of resistors of a specified value |
| JPH0263318A (ja) * | 1988-05-27 | 1990-03-02 | Texas Instr Inc <Ti> | Mosからeclへのレベル変換回路 |
| US5006730A (en) * | 1989-05-01 | 1991-04-09 | Motorola, Inc. | BIMOS logic gates |
| US5149992A (en) * | 1991-04-30 | 1992-09-22 | The State Of Oregon Acting By And Through The State Board Of Higher Education On Behalf Of Oregon State University | MOS folded source-coupled logic |
| US5124580A (en) * | 1991-04-30 | 1992-06-23 | Microunity Systems Engineering, Inc. | BiCMOS logic gate having linearly operated load FETs |
| US5124588A (en) * | 1991-05-01 | 1992-06-23 | North American Philips Corporation | Programmable combinational logic circuit |
| US5216295A (en) * | 1991-08-30 | 1993-06-01 | General Instrument Corp. | Current mode logic circuits employing IGFETS |
| EP0548551A1 (en) * | 1991-12-26 | 1993-06-30 | Nec Corporation | Logic circuit having high speed low power consumption characteristic |
| JP2635901B2 (ja) * | 1992-03-13 | 1997-07-30 | インターナショナル・ビジネス・マシーンズ・コーポレイション | ポリイミドのネガティブ像形成方法 |
| US5214317A (en) * | 1992-05-04 | 1993-05-25 | National Semiconductor Corporation | CMOS to ECL translator with incorporated latch |
| US5329182A (en) * | 1992-08-12 | 1994-07-12 | Motorola Inc. | ATD pulse generator circuit with ECL to CMOS level conversion |
| US5343094A (en) * | 1993-01-13 | 1994-08-30 | National Semiconductor Corporation | Low noise logic amplifier with nondifferential to differential conversion |
| JPH06232725A (ja) * | 1993-02-02 | 1994-08-19 | Hitachi Ltd | 半導体集積回路装置 |
| US5306964A (en) * | 1993-02-22 | 1994-04-26 | Intel Corporation | Reference generator circuit for BiCMOS ECL gate employing PMOS load devices |
| JP3028023B2 (ja) * | 1994-03-25 | 2000-04-04 | 日本電気株式会社 | 集積化ディジタル回路 |
| JP2570956B2 (ja) * | 1993-04-02 | 1997-01-16 | 日本電気株式会社 | 集積化ディジタル回路 |
| US5420529A (en) * | 1994-05-19 | 1995-05-30 | Northern Telecom Limited | Current steering switch and hybrid BiCMOS multiplexer with CMOS commutation signal and CML/ECL data signals |
-
1995
- 1995-03-10 JP JP7079844A patent/JP2728013B2/ja not_active Expired - Fee Related
-
1996
- 1996-03-06 EP EP98111474A patent/EP0881771A1/en not_active Withdrawn
- 1996-03-06 EP EP98111473A patent/EP0875997A3/en not_active Withdrawn
- 1996-03-06 EP EP96103503A patent/EP0731563A2/en not_active Withdrawn
- 1996-03-11 US US08/613,881 patent/US5739703A/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP0881771A1 (en) | 1998-12-02 |
| EP0731563A2 (en) | 1996-09-11 |
| EP0875997A3 (en) | 1998-12-02 |
| EP0875997A2 (en) | 1998-11-04 |
| US5739703A (en) | 1998-04-14 |
| JPH08251007A (ja) | 1996-09-27 |
| EP0731563A3 (enExample) | 1996-10-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4845386A (en) | Bi-MOS logic circuit having a totem pole type output buffer section | |
| EP0305098A2 (en) | CMOS to ECL output buffer | |
| US4275313A (en) | Current limiting output circuit with output feedback | |
| JP3093380B2 (ja) | 半導体集積回路における信号出力回路 | |
| JP2585599B2 (ja) | 出力インタ−フエ−ス回路 | |
| JP2647014B2 (ja) | BiCMOS論理回路 | |
| US5900745A (en) | Semiconductor device including input buffer circuit capable of amplifying input signal with low amplitude in high speed and under low current consumption | |
| US5214317A (en) | CMOS to ECL translator with incorporated latch | |
| EP0417786B1 (en) | A level shift circuit for achieving a high-speed processing and an improved output current capability | |
| EP0441317A1 (en) | Bi-CMOS logic gate circuits for low-voltage semiconductor integrated circuits | |
| US5371421A (en) | Low power BiMOS amplifier and ECL-CMOS level converter | |
| JPH08251007A (ja) | BiCMOS論理ゲート回路 | |
| US5059827A (en) | ECL circuit with low voltage/fast pull-down | |
| EP0529545B1 (en) | Level shifting CMOS integrated circuits | |
| HK23694A (en) | Bicmos driver circuit including submicron on-chip voltage source | |
| US5331225A (en) | BiCMOS logic circuit with bipolar transistor and MOS transistor formed on the same semiconductor substrate | |
| US5049765A (en) | BiCMOS noninverting buffer and logic gates | |
| JP2699823B2 (ja) | 半導体集積回路 | |
| JPH01261023A (ja) | 半導体集積回路装置 | |
| US5446400A (en) | GTL compatible BICMOS input stage | |
| US5376845A (en) | Apparatus and method for ECL-like signal to CMOS signal conversion | |
| JPS61174814A (ja) | Ecl出力回路 | |
| JP2570492B2 (ja) | 半導体回路 | |
| JPS6175618A (ja) | 相補形BiMIS3ステ−トゲ−ト回路 | |
| JP3014025B2 (ja) | BiCMOS論理集積回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 19971111 |
|
| LAPS | Cancellation because of no payment of annual fees |