JP2561794Y2 - Ｐｌｌ回路 - Google Patents

Ｐｌｌ回路

Info

Publication number
JP2561794Y2
JP2561794Y2 JP1987176791U JP17679187U JP2561794Y2 JP 2561794 Y2 JP2561794 Y2 JP 2561794Y2 JP 1987176791 U JP1987176791 U JP 1987176791U JP 17679187 U JP17679187 U JP 17679187U JP 2561794 Y2 JP2561794 Y2 JP 2561794Y2
Authority
JP
Japan
Prior art keywords
output
circuit
flop
flip
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1987176791U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0181037U (US08124630-20120228-C00102.png
Inventor
和広 木村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanyo Electric Co Ltd
Original Assignee
Sanyo Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanyo Electric Co Ltd filed Critical Sanyo Electric Co Ltd
Priority to JP1987176791U priority Critical patent/JP2561794Y2/ja
Publication of JPH0181037U publication Critical patent/JPH0181037U/ja
Application granted granted Critical
Publication of JP2561794Y2 publication Critical patent/JP2561794Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP1987176791U 1987-11-19 1987-11-19 Ｐｌｌ回路 Expired - Lifetime JP2561794Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1987176791U JP2561794Y2 (ja) 1987-11-19 1987-11-19 Ｐｌｌ回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1987176791U JP2561794Y2 (ja) 1987-11-19 1987-11-19 Ｐｌｌ回路

Publications (2)

Publication Number Publication Date
JPH0181037U JPH0181037U (US08124630-20120228-C00102.png) 1989-05-31
JP2561794Y2 true JP2561794Y2 (ja) 1998-02-04

Family

ID=31468494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1987176791U Expired - Lifetime JP2561794Y2 (ja) 1987-11-19 1987-11-19 Ｐｌｌ回路

Country Status (1)

Country Link
JP (1) JP2561794Y2 (US08124630-20120228-C00102.png)

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
柳沢健編「ＰＬＬ応用回路」総合電子出版社（１９７７）ｐ５４−５８

Also Published As

Publication number Publication date
JPH0181037U (US08124630-20120228-C00102.png) 1989-05-31

Similar Documents

Publication Publication Date Title
JP2795323B2 (ja) 位相差検出回路
JP3191212B2 (ja) 周波数倍加回路
JP3323054B2 (ja) 周波数逓倍回路
JPH06216730A (ja) クロック信号調整可能な集積回路とクロック信号の所望の位相生成方法
JPH11163720A (ja) Ｐｌｌ回路
JPH0946226A (ja) Ｐｌｌ周波数シンセサイザ
US6271702B1 (en) Clock circuit for generating a delay
JP2836555B2 (ja) Ｐｌｌ回路
JPH09214333A (ja) 半導体集積回路
JP2561794Y2 (ja) Ｐｌｌ回路
JPH09312567A (ja) Ｐｌｌ周波数シンセサイザの制御回路
US6628153B2 (en) PLL circuit and frequency division method reducing spurious noise
JPH07231223A (ja) 周波数逓倍回路
JP4007135B2 (ja) ジッタ低減回路および電子機器
JP3161137B2 (ja) Ｐｌｌ回路
JP3411120B2 (ja) Ｐｌｌ回路
JP2002280897A (ja) フルディジタルｐｌｌ回路
JPH06334491A (ja) クロック発生回路
JPH08148994A (ja) ディジタルｐｌｌ回路
JP2910643B2 (ja) 位相同期回路
JPS6333739B2 (US08124630-20120228-C00102.png)
JPH03758Y2 (US08124630-20120228-C00102.png)
KR950001310B1 (ko) 고속 가변 분주회로
JPH11163722A (ja) Ｐｌｌ周波数シンセサイザ
JPH0443716A (ja) 周波数逓倍回路