JP2552313Y2 - 表示エリア補正回路 - Google Patents
表示エリア補正回路Info
- Publication number
- JP2552313Y2 JP2552313Y2 JP1990119261U JP11926190U JP2552313Y2 JP 2552313 Y2 JP2552313 Y2 JP 2552313Y2 JP 1990119261 U JP1990119261 U JP 1990119261U JP 11926190 U JP11926190 U JP 11926190U JP 2552313 Y2 JP2552313 Y2 JP 2552313Y2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- circuit
- sampling
- video signal
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Transforming Electric Information Into Light Information (AREA)
- Liquid Crystal Display Device Control (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990119261U JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1990119261U JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0475390U JPH0475390U (enrdf_load_stackoverflow) | 1992-07-01 |
| JP2552313Y2 true JP2552313Y2 (ja) | 1997-10-29 |
Family
ID=31867229
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1990119261U Expired - Lifetime JP2552313Y2 (ja) | 1990-11-14 | 1990-11-14 | 表示エリア補正回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2552313Y2 (enrdf_load_stackoverflow) |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5699392A (en) * | 1980-01-09 | 1981-08-10 | Matsushita Electric Industrial Co Ltd | Tv signal display unit |
| JPH0752843B2 (ja) * | 1983-10-04 | 1995-06-05 | 日本電信電話株式会社 | Pll回路 |
-
1990
- 1990-11-14 JP JP1990119261U patent/JP2552313Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0475390U (enrdf_load_stackoverflow) | 1992-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4769704A (en) | Synchronization signal generator | |
| JP3395818B2 (ja) | Pll回路とそれを用いた信号処理装置 | |
| JPH0419907Y2 (enrdf_load_stackoverflow) | ||
| JPS6277770A (ja) | ビデオ信号のサンプリングクロツク発生回路 | |
| EP0189319A2 (en) | Phase-locked loop | |
| JPH0467372B2 (enrdf_load_stackoverflow) | ||
| AU709396B2 (en) | PLL circuit for digital display apparatus | |
| JP2552313Y2 (ja) | 表示エリア補正回路 | |
| US5877640A (en) | Device for deriving a clock signal from a synchronizing signal and a videorecorder provided with the device | |
| JPS6098727A (ja) | 同期はずれ検出回路 | |
| JPS6161308B2 (enrdf_load_stackoverflow) | ||
| JP2693047B2 (ja) | 基準信号作成回路 | |
| JPS6156585A (ja) | 時間軸補正装置のクロツク発生回路 | |
| JP2713063B2 (ja) | デジタル画像生成装置 | |
| JP2645039B2 (ja) | 位相同期ループ回路 | |
| JPH07120944B2 (ja) | Pll回路 | |
| JPH1188156A (ja) | クロック生成用pll回路 | |
| KR100207633B1 (ko) | 위상동기루프회로 | |
| JPH05300470A (ja) | クロック信号生成回路 | |
| JPH04207865A (ja) | 同期信号発生回路 | |
| JPS59224928A (ja) | パルス発生回路 | |
| JPS6281175A (ja) | 水平同期信号再生回路 | |
| JPH01115275A (ja) | 同期回路 | |
| JPS5892172A (ja) | 同期化回路 | |
| JPH02311094A (ja) | 位相同期ループ回路 |