JP2520762Y2 - Pll回路 - Google Patents
Pll回路Info
- Publication number
- JP2520762Y2 JP2520762Y2 JP1989088427U JP8842789U JP2520762Y2 JP 2520762 Y2 JP2520762 Y2 JP 2520762Y2 JP 1989088427 U JP1989088427 U JP 1989088427U JP 8842789 U JP8842789 U JP 8842789U JP 2520762 Y2 JP2520762 Y2 JP 2520762Y2
- Authority
- JP
- Japan
- Prior art keywords
- frequency
- signal
- oscillator
- circuit
- variable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989088427U JP2520762Y2 (ja) | 1989-07-27 | 1989-07-27 | Pll回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1989088427U JP2520762Y2 (ja) | 1989-07-27 | 1989-07-27 | Pll回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0328834U JPH0328834U (id) | 1991-03-22 |
JP2520762Y2 true JP2520762Y2 (ja) | 1996-12-18 |
Family
ID=31638044
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1989088427U Expired - Lifetime JP2520762Y2 (ja) | 1989-07-27 | 1989-07-27 | Pll回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2520762Y2 (id) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6614420B1 (en) * | 1999-02-22 | 2003-09-02 | Microsoft Corporation | Dual axis articulated electronic input device |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5843043U (ja) * | 1981-09-18 | 1983-03-23 | 株式会社東芝 | 周波数シンセサイザ− |
JPS5843044U (ja) * | 1981-09-18 | 1983-03-23 | 株式会社東芝 | 周波数シンセサイザ− |
JPS62188427A (ja) * | 1986-02-13 | 1987-08-18 | Yokogawa Electric Corp | 信号発生回路 |
JPS63200619A (ja) * | 1987-02-16 | 1988-08-18 | Nec Corp | 位相同期発振装置 |
JPS63173928U (id) * | 1987-04-30 | 1988-11-11 | ||
JPS63312724A (ja) * | 1987-06-16 | 1988-12-21 | Nec Corp | 周波数シンセサイザ |
JPS6489621A (en) * | 1987-09-30 | 1989-04-04 | Nec Corp | Frequency synthesizer |
-
1989
- 1989-07-27 JP JP1989088427U patent/JP2520762Y2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0328834U (id) | 1991-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4940952A (en) | Phase and frequency comparator circuit for phase locked loop | |
US4587496A (en) | Fast acquisition phase-lock loop | |
US4806878A (en) | Phase comparator lock detect circuit and a synthesizer using same | |
US6570457B2 (en) | Phase locked loop using sample and hold after phase detector | |
US4484152A (en) | Phase-locked loop having improved locking capabilities | |
JP3984245B2 (ja) | 位相ロックループ及び位相ロックループにおいてロック状況を検出する方法 | |
EP0582390B1 (en) | Dual mode phase-locked loop | |
US7567642B2 (en) | Phase detector with extended linear operating range | |
US4845685A (en) | Digital phase-locked loop | |
US6753711B2 (en) | Digital summing phase-lock loop circuit with sideband control and method therefor | |
JP2520762Y2 (ja) | Pll回路 | |
JP3080007B2 (ja) | Pll回路 | |
JP2858023B2 (ja) | サンプル・ホールド位相検波器及びその制御方法 | |
JPH10209859A (ja) | Pll回路 | |
JP2759976B2 (ja) | Pll回路 | |
EP0164806A2 (en) | PLL-circuit | |
JPH0546357Y2 (id) | ||
JP3161137B2 (ja) | Pll回路 | |
JPH0718189Y2 (ja) | 位相同期ループ回路 | |
US6310927B1 (en) | First order tuning circuit for a phase-locked loop | |
JP2510130Y2 (ja) | Pll回路 | |
JP3042009B2 (ja) | Pll周波数シンセサイザ | |
JPS58133042A (ja) | Pll回路 | |
Pass | Phase locked loop | |
JPH03217124A (ja) | 位相同期回路 |