JP2504522Y2 - アドレスパタ―ン発生器 - Google Patents
アドレスパタ―ン発生器Info
- Publication number
- JP2504522Y2 JP2504522Y2 JP1987192279U JP19227987U JP2504522Y2 JP 2504522 Y2 JP2504522 Y2 JP 2504522Y2 JP 1987192279 U JP1987192279 U JP 1987192279U JP 19227987 U JP19227987 U JP 19227987U JP 2504522 Y2 JP2504522 Y2 JP 2504522Y2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- memory
- serial
- address data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987192279U JP2504522Y2 (ja) | 1987-12-17 | 1987-12-17 | アドレスパタ―ン発生器 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1987192279U JP2504522Y2 (ja) | 1987-12-17 | 1987-12-17 | アドレスパタ―ン発生器 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH0197500U JPH0197500U (US20100056889A1-20100304-C00004.png) | 1989-06-28 |
JP2504522Y2 true JP2504522Y2 (ja) | 1996-07-10 |
Family
ID=31483146
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1987192279U Expired - Lifetime JP2504522Y2 (ja) | 1987-12-17 | 1987-12-17 | アドレスパタ―ン発生器 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2504522Y2 (US20100056889A1-20100304-C00004.png) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6164000A (ja) * | 1985-08-23 | 1986-04-02 | Nec Corp | 半導体メモリの試験装置 |
-
1987
- 1987-12-17 JP JP1987192279U patent/JP2504522Y2/ja not_active Expired - Lifetime
Non-Patent Citations (1)
Title |
---|
インターフェース、9[12](昭58−12)CQ出版P.330−332 |
Also Published As
Publication number | Publication date |
---|---|
JPH0197500U (US20100056889A1-20100304-C00004.png) | 1989-06-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870002582A (ko) | 테스트 패턴 발생회로를 갖는 반도체 기억장치 | |
KR960012012A (ko) | 동기형 반도체 기억 장치 | |
US5854801A (en) | Pattern generation apparatus and method for SDRAM | |
JP2504522Y2 (ja) | アドレスパタ―ン発生器 | |
US6728147B2 (en) | Method for on-chip testing of memory cells of an integrated memory circuit | |
WO1998014954A1 (fr) | Controleur de memoire | |
JPS57141760A (en) | Semiconductor information processor | |
JPH056687A (ja) | アナログ信号記憶装置 | |
KR960029806A (ko) | 반도체 메모리 | |
TW205113B (US20100056889A1-20100304-C00004.png) | ||
JPS626482A (ja) | 半導体記憶装置 | |
JPS58166275A (ja) | 集積回路装置 | |
JP3548596B2 (ja) | Sdram用テストパターン発生装置及び方法 | |
JPH0810724B2 (ja) | ゲ−トアレイ及びメモリを有する半導体集積回路装置 | |
JP2940060B2 (ja) | 半導体メモリ装置 | |
JP2641867B2 (ja) | 半導体記憶装置 | |
JPH0371500U (US20100056889A1-20100304-C00004.png) | ||
JP3426271B2 (ja) | アドレス発生回路 | |
JPS6153665B2 (US20100056889A1-20100304-C00004.png) | ||
Sakuta et al. | Circuit techniques for multi-bit parallel testing of 64 Mb DRAMs and beyond | |
JPH0877796A (ja) | 半導体記憶装置 | |
JPS61214040A (ja) | メモリのパリテイ回路 | |
JPS54123841A (en) | Semiconductor integrated memory element | |
JPH01140489A (ja) | 半導体記憶装置 | |
JPS55166747A (en) | Data processor |