JP2025133038A5 - - Google Patents

Info

Publication number
JP2025133038A5
JP2025133038A5 JP2025012088A JP2025012088A JP2025133038A5 JP 2025133038 A5 JP2025133038 A5 JP 2025133038A5 JP 2025012088 A JP2025012088 A JP 2025012088A JP 2025012088 A JP2025012088 A JP 2025012088A JP 2025133038 A5 JP2025133038 A5 JP 2025133038A5
Authority
JP
Japan
Prior art keywords
layer
glass substrate
insulating
insulating layer
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2025012088A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025133038A (ja
Filing date
Publication date
Priority claimed from KR1020240029618A external-priority patent/KR20250132716A/ko
Application filed filed Critical
Publication of JP2025133038A publication Critical patent/JP2025133038A/ja
Publication of JP2025133038A5 publication Critical patent/JP2025133038A5/ja
Pending legal-status Critical Current

Links

JP2025012088A 2024-02-29 2025-01-28 プリント回路基板 Pending JP2025133038A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2024-0029618 2024-02-29
KR1020240029618A KR20250132716A (ko) 2024-02-29 2024-02-29 인쇄회로기판

Publications (2)

Publication Number Publication Date
JP2025133038A JP2025133038A (ja) 2025-09-10
JP2025133038A5 true JP2025133038A5 (https=) 2026-03-06

Family

ID=96823072

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2025012088A Pending JP2025133038A (ja) 2024-02-29 2025-01-28 プリント回路基板

Country Status (4)

Country Link
US (1) US20250280497A1 (https=)
JP (1) JP2025133038A (https=)
KR (1) KR20250132716A (https=)
CN (1) CN120568581A (https=)

Similar Documents

Publication Publication Date Title
US7211289B2 (en) Method of making multilayered printed circuit board with filled conductive holes
JP5203045B2 (ja) 多層配線基板の中間製品、多層配線基板の製造方法
US20040065960A1 (en) Electronic package with filled blinds vias
US7157646B2 (en) Circuitized substrate with split conductive layer, method of making same, electrical assembly utilizing same, and information handling system utilizing same
CN1798485B (zh) 多层印刷电路板及其制造方法
JP4753380B2 (ja) 下面電極型固体電解コンデンサ
KR20160080526A (ko) 인쇄회로기판 및 그 제조방법
US20090166077A1 (en) Wiring board and method of manufacturing the same
JP2025133038A5 (https=)
JP2006100789A (ja) 電気配線構造の製作方法
JP2008153441A (ja) 配線基板およびその製造方法
JP2019204843A (ja) プリント配線板及びプリント配線板の製造方法
JP4045120B2 (ja) 多層プリント配線板とその製造方法
JP2005197648A (ja) 電解めっきを利用した配線基板の製造方法
JP2005333050A (ja) プリント配線板およびビアフィルめっきを用いたビアホールの形成方法
JPH04320092A (ja) 多層プリント基板
JP7428837B2 (ja) パッケージ基板を製造するための載置板、パッケージ基板構造及びその製造方法
CN115866884B (zh) 电路板线路结构改良方法及电路板线路改良结构
JP3707352B2 (ja) プリント配線板の実装構造
JP2026052395A (ja) プリント配線板
JPH0786752A (ja) 電子部品搭載用基板
JPS62186595A (ja) 多層印刷配線板の製造方法
JP2026047085A5 (https=)
JP2026009463A (ja) 配線基板及びその製造方法
TW200520119A (en) Method for forming circuits patterns of interlayer for semiconductor package substrate