JP2025009752A5 - - Google Patents

Info

Publication number
JP2025009752A5
JP2025009752A5 JP2024008972A JP2024008972A JP2025009752A5 JP 2025009752 A5 JP2025009752 A5 JP 2025009752A5 JP 2024008972 A JP2024008972 A JP 2024008972A JP 2024008972 A JP2024008972 A JP 2024008972A JP 2025009752 A5 JP2025009752 A5 JP 2025009752A5
Authority
JP
Japan
Prior art keywords
output
arithmetic unit
accumulator
frequency
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024008972A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025009752A (ja
Filing date
Publication date
Application filed filed Critical
Publication of JP2025009752A publication Critical patent/JP2025009752A/ja
Publication of JP2025009752A5 publication Critical patent/JP2025009752A5/ja
Pending legal-status Critical Current

Links

JP2024008972A 2023-06-29 2024-01-24 ダイレクト・デジタル・シンセサイザ Pending JP2025009752A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2023107605 2023-06-29
JP2023107605 2023-06-29

Publications (2)

Publication Number Publication Date
JP2025009752A JP2025009752A (ja) 2025-01-20
JP2025009752A5 true JP2025009752A5 (enExample) 2025-09-04

Family

ID=94279580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024008972A Pending JP2025009752A (ja) 2023-06-29 2024-01-24 ダイレクト・デジタル・シンセサイザ

Country Status (1)

Country Link
JP (1) JP2025009752A (enExample)

Similar Documents

Publication Publication Date Title
JPH0548003B2 (enExample)
JP3179527B2 (ja) デジタル信号合成方法及び装置
US7205800B2 (en) Clock frequency divider circuit
US20060145902A1 (en) Method and a digital-to-analog converter for converting a time varying digital input signal
JP2025009752A5 (enExample)
JP2025009752A (ja) ダイレクト・デジタル・シンセサイザ
US4937773A (en) Sine wave oscillator and method of operating same
JP3082394B2 (ja) シグマ−デルタ式のアナログ−デジタル変換器に関する複数チャンネルのデシメーション・フィルタ
Baikady et al. Area and Power Efficient Architecture for Direct Digital Frequency Synthesizer
Alkurwy et al. Implementation of low power compressed ROM for direct digital frequency synthesizer
JPS62225027A (ja) 可変分周器
Omran et al. FPGA-Based implementation of a new phase-to-sine amplitude conversion architecture
JP4520586B2 (ja) 周波数シンセサイザおよびガウス雑音発生装置
RU90915U1 (ru) Цифровой синтезатор частот
SOLEIMANI et al. Design and Simulation of a modified 32-bit ROM-based direct digital frequency synthesizer on FPGA
White et al. Precise differential-phase generator
Pashaei et al. ROM-Less Fully Digital Synthesizer Design, Based on Novel phase to Sinusoidal Interface
SU726542A1 (ru) Генератор функций
SU1525880A1 (ru) Устройство формировани сигналов
RU78959U1 (ru) Цифровой синтезатор частот
CN114779876A (zh) 一种高速高精度数控振荡器
Uusikartano et al. A periodical frequency synthesizer for a 2.4-GHz fast frequency hopping transceiver
Nekounamm et al. An efficient ROM-less direct digital synthesizer based on Bhaskara I's sine approximation formula
SU744973A1 (ru) Преобразователь код-фаза
Patel et al. FPGA-nanotechnology based DDS analysis and implementation