JP2025009752A - ダイレクト・デジタル・シンセサイザ - Google Patents

ダイレクト・デジタル・シンセサイザ Download PDF

Info

Publication number
JP2025009752A
JP2025009752A JP2024008972A JP2024008972A JP2025009752A JP 2025009752 A JP2025009752 A JP 2025009752A JP 2024008972 A JP2024008972 A JP 2024008972A JP 2024008972 A JP2024008972 A JP 2024008972A JP 2025009752 A JP2025009752 A JP 2025009752A
Authority
JP
Japan
Prior art keywords
accumulator
output
calculator
frequency
value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2024008972A
Other languages
English (en)
Japanese (ja)
Other versions
JP2025009752A5 (enExample
Inventor
博 安田
Hiroshi Yasuda
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of JP2025009752A publication Critical patent/JP2025009752A/ja
Publication of JP2025009752A5 publication Critical patent/JP2025009752A5/ja
Pending legal-status Critical Current

Links

Images

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
JP2024008972A 2023-06-29 2024-01-24 ダイレクト・デジタル・シンセサイザ Pending JP2025009752A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2023107605 2023-06-29
JP2023107605 2023-06-29

Publications (2)

Publication Number Publication Date
JP2025009752A true JP2025009752A (ja) 2025-01-20
JP2025009752A5 JP2025009752A5 (enExample) 2025-09-04

Family

ID=94279580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2024008972A Pending JP2025009752A (ja) 2023-06-29 2024-01-24 ダイレクト・デジタル・シンセサイザ

Country Status (1)

Country Link
JP (1) JP2025009752A (enExample)

Similar Documents

Publication Publication Date Title
EP1873612A1 (en) Phase-coherent signal generator
JPH0548003B2 (enExample)
US7205800B2 (en) Clock frequency divider circuit
US20060145902A1 (en) Method and a digital-to-analog converter for converting a time varying digital input signal
JP3179527B2 (ja) デジタル信号合成方法及び装置
CN103346791B (zh) 具有简化and和重建add逻辑阵列的直接数字频率合成器
JP2025009752A (ja) ダイレクト・デジタル・シンセサイザ
RU2670028C1 (ru) Генератор цифрового синусоидального сигнала
JP2025009752A5 (enExample)
CN106027058A (zh) 数模转换装置及方法
JPH01170105A (ja) 正弦波発振器
Baikady et al. Area and Power Efficient Architecture for Direct Digital Frequency Synthesizer
JP2008522505A (ja) 位相持続アジャイル信号発生方法、機器、およびコンピュータプログラム製品
Alkurwy et al. Implementation of low power compressed ROM for direct digital frequency synthesizer
CN110048716B (zh) 数模转换器
JPS62225027A (ja) 可変分周器
White et al. Precise differential-phase generator
Omran et al. FPGA-Based implementation of a new phase-to-sine amplitude conversion architecture
RU2747568C1 (ru) АНАЛОГО-ЦИФРОВОЙ ПРЕОБРАЗОВАТЕЛЬ ПО МОДУЛЮ m
RU90915U1 (ru) Цифровой синтезатор частот
SU726542A1 (ru) Генератор функций
Bashkirov et al. Design of direct digital synthesizers signal generator
Palomäki et al. Taylor Series Based Method for Generating Digital Sine and Cosine Signals on an FPGA
CN1797955B (zh) 多级数字计数振荡器
SU1667219A1 (ru) Цифровой трехфазный генератор

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20250827

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20250827