JP2022172462A - 半導体デバイスを接合するための可撓性のある焼結ツール - Google Patents
半導体デバイスを接合するための可撓性のある焼結ツール Download PDFInfo
- Publication number
- JP2022172462A JP2022172462A JP2022076170A JP2022076170A JP2022172462A JP 2022172462 A JP2022172462 A JP 2022172462A JP 2022076170 A JP2022076170 A JP 2022076170A JP 2022076170 A JP2022076170 A JP 2022076170A JP 2022172462 A JP2022172462 A JP 2022172462A
- Authority
- JP
- Japan
- Prior art keywords
- sealing plate
- substrate
- diaphragm
- fluid pressure
- rigid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 100
- 238000005245 sintering Methods 0.000 title abstract description 28
- 238000007789 sealing Methods 0.000 claims abstract description 143
- 239000000758 substrate Substances 0.000 claims abstract description 118
- 239000012530 fluid Substances 0.000 claims abstract description 44
- 238000000034 method Methods 0.000 claims abstract description 17
- 230000033001 locomotion Effects 0.000 claims description 8
- 238000004891 communication Methods 0.000 claims description 7
- 238000004519 manufacturing process Methods 0.000 claims description 3
- 239000000463 material Substances 0.000 description 6
- 238000007792 addition Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 2
- 239000003779 heat-resistant material Substances 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000000969 carrier Substances 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 239000007779 soft material Substances 0.000 description 1
- 235000012431 wafers Nutrition 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67121—Apparatus for making assemblies not otherwise provided for, e.g. package constructions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/07—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00
- H01L25/072—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L29/00 the devices being arranged next to each other
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/32238—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the layer connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/751—Means for controlling the bonding environment, e.g. valves, vacuum pumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
- H01L2224/75302—Shape
- H01L2224/75303—Shape of the pressing surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/75301—Bonding head
- H01L2224/75312—Material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7555—Mechanical means, e.g. for planarising, pressing, stamping
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/758—Means for moving parts
- H01L2224/75821—Upper part of the bonding apparatus, i.e. bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/758—Means for moving parts
- H01L2224/75841—Means for moving parts of the bonding head
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/759—Means for monitoring the connection process
- H01L2224/7592—Load or pressure adjusting means, e.g. sensors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7598—Apparatus for connecting with bump connectors or layer connectors specially adapted for batch processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/832—Applying energy for connecting
- H01L2224/83201—Compression bonding
- H01L2224/83209—Compression bonding applying isostatic pressure, e.g. degassing using vacuum or a pressurised liquid
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Die Bonding (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Wire Bonding (AREA)
Abstract
Description
12 半導体デバイス
13 ダイトップシステム(DTS)チップ
14 基板
16 プラットフォーム
18 コーナ
20 装置
30 スタンプホルダ組立体
32 スタンプ
32a 上側部分
32b 下側部分
33 スロット
34 スタンプホルダスリーブ
35 凹部
36 スタンプホルダ本体
37 カラー
37a 上面
37b 底面
39 ベース
40 封止プレート組立体
41 封止プレート肩部
42 隔膜
44 封止プレート
45 段差部
46 封止インサート
48 軟質部分
49 切抜部
50 半導体デバイス
52 基板
54 リリースフィルム
70 流体圧力発生器
80 プラットフォーム
82 陥凹部分
84 段差部
130 スタンプホルダ組立体
132 スタンプ
132a 上側部分
132b 下側部分
133 スロット
134 スタンプホルダスリーブ
135 凹部
136 スタンプホルダ本体
137 カラー
137b 下端
140 封止プレート組立体
142 隔膜
144 封止プレート
147 開口部
148 軟質部分
150 半導体デバイス
152 基板
154 リリースフィルム
156 保持プレート
160 圧力センサ
170 流体圧力発生器
180 プラットフォーム
182 陥凹部分
190 非可撓性の硬質ツール
192 硬質ツールセクション
194 軟質ツールセクション
Claims (20)
- プラットフォーム上に支持された基板に対して少なくとも1つの半導体デバイスを接合するための装置であって、前記装置は、
剛性のある複数の硬質部分と、前記硬質部分の間に位置する1つ以上の可撓性のある軟質部分と、を含む封止プレートであって、前記封止プレートは、前記基板から離間された第1の位置と、前記封止プレートの第1の側が、前記基板と接触するように構成された第2の位置と、の間で移動可能である、封止プレートと、
前記第1の側とは反対の、前記封止プレートの第2の側を覆う隔膜と、
前記隔膜と流体連通している流体圧力発生器であって、前記流体圧力発生器は、流体圧力を前記隔膜に対して加えるように動作可能であり、前記流体圧力は、前記隔膜を作動させて1つ以上の前記軟質部分を圧縮するようにさらに動作可能であり、それにより、少なくとも1つの前記半導体デバイスを1つ以上の前記軟質部分と接触させて、接合中に、少なくとも1つの前記半導体デバイスに対して接合力を加える、流体圧力発生器と、を備える装置。 - 前記第2の位置において、前記封止プレートの前記第1の側の前記硬質部分は、前記基板と接触している、請求項1に記載の装置。
- 前記第2の位置において、前記封止プレートの前記第1の側の前記硬質部分は、前記プラットフォームと接触しており、かつ前記封止プレートの前記第1の側の前記軟質部分は、前記基板と接触している、請求項1に記載の装置。
- 剛性のある前記硬質部分は、複数の封止インサートに設けられ、前記封止インサートの各々は、軟質部分を受け入れるような寸法であり、かつ形状をしている切抜部を含む、請求項1に記載の装置。
- 前記軟質部分が接合中に圧縮されたとき、前記軟質部分を前記切抜部に固定するために、前記切抜部の底部端よりも大きな横断領域を前記切抜部に生成する段差部を、前記封止インサートの上端にさらに備える、請求項4に記載の装置。
- 前記封止インサートの各々は、前記封止インサートが前記基板と接触しているとき、別の封止インサートに対して変位可能である、請求項4に記載の装置。
- 前記封止インサートは、前記プラットフォームと前記基板との両方に同時に接触するように動作可能である、請求項4に記載の装置。
- 前記隔膜に接触するように、前記封止プレートの前記第2の側に配列された1つ以上のスタンプをさらに備え、前記スタンプまたは前記スタンプの各々は、圧力を、前記流体圧力発生器から1つ以上の前記軟質部分へと伝達するために、前記流体圧力発生器と前記隔膜との間に位置する、請求項1に記載の装置。
- 1つ以上の前記スタンプは、少なくとも前記流体圧力発生器により作用される第1の部分と、前記隔膜に接触するように動作可能な第2の部分と、をさらに備え、前記第1の部分は、前記第2の部分よりも大きな表面積を有する、請求項8に記載の装置。
- 前記スタンプは、前記スタンプから延在しているカラーをさらに含み、前記カラーは、前記スタンプがそれに沿って摺動可能なスロット内に位置する凹部の上面および底面と接触するように構成され、前記凹部は、前記カラーおよび前記スタンプの前記基板に対する動作範囲をさらに画定する、請求項8に記載の装置。
- 前記基板は、接合中に、前記プラットフォーム上で互いに離間された複数の単一化基板を備える、請求項1に記載の装置。
- 前記プラットフォームは、前記単一化基板が受け入れられる陥凹部分を含み、それにより、前記単一化基板の上面が、前記プラットフォームの上面と実質的に同じ高さにし、前記封止プレートは、前記単一化基板および前記プラットフォームと実質的に同時に接触するように構成される、請求項11に記載の装置。
- 前記陥凹部分に取り付けられる保持プレートをさらに備え、前記保持プレートは、前記陥凹部分に受け入れられる前記単一化基板を支持するための貫通孔を含む、請求項12に記載の装置。
- 前記封止プレートは、前記基板上のすべての前記半導体デバイスに対して一様な接合力を加えるために、単一の一体で平坦な軟質部分を受け入れるような寸法および形状をした単一の切抜部を有する、請求項1に記載の装置。
- 前記封止プレートの剛性のある前記硬質部分は、接合中に前記プラットフォームにだけ接触するが、一体で平坦な前記軟質部分は、前記半導体デバイスおよび前記基板と接触する、請求項14に記載の装置。
- 前記軟質部分は、軟質ツールセクションに設けられ、前記装置は、前記基板に搭載されたさらなる1つ以上の半導体デバイスに対して接合圧力を加えるために、非可撓性の硬質ツールを組み込む硬質ツールセクションをさらに含む、請求項1に記載の装置。
- 前記封止プレートによって加えられた圧力を測定するために、前記封止プレートに組み込まれた圧力センサをさらに備える、請求項1に記載の装置。
- 少なくとも1つの前記半導体デバイスと1つ以上の前記軟質部分との間に、前記封止プレートに隣接して位置付けられるリリースフィルムをさらに備える、請求項1に記載の装置。
- プラットフォーム上に支持された基板に対して少なくとも1つの半導体デバイスを接合する方法であって、前記方法は、
少なくとも1つの前記半導体デバイスを前記基板上に配列するステップと、
剛性のある複数の硬質部分と、前記硬質部分の間に位置する1つ以上の可撓性のある軟質部分と、を含む封止プレートを、前記基板から離間された第1の位置から、前記封止プレートの第1の側が前記基板と接触する第2の位置へと移動させるステップと、
前記第1の側とは反対の前記封止プレートの第2の側を覆う隔膜に対して、流体圧力発生器を用いて流体圧力を生成するステップであって、前記流体圧力発生器は、前記隔膜と流体連通している、ステップと、を含み、
前記隔膜に対して加えられる前記流体圧力は、前記隔膜を作動させて1つ以上の前記軟質部分を圧縮し、それにより、少なくとも1つの前記半導体デバイスを1つ以上の前記軟質部分と接触させて、接合中に、少なくとも1つの前記半導体デバイスに対して接合力を加える、方法。 - 基板に対して接合される少なくとも1つの半導体デバイスを備える電子デバイスを製作する方法であって、前記方法は、
少なくとも1つの前記半導体デバイスを前記基板上に配列するステップと、
剛性のある複数の硬質部分と、前記硬質部分の間に位置する1つ以上の可撓性のある軟質部分と、を含む封止プレートを、前記基板から離間された第1の位置から、前記封止プレートの第1の側が前記基板と接触する第2の位置へと移動させるステップと、
前記第1の側とは反対の前記封止プレートの第2の側を覆う隔膜に対して、流体圧力発生器を用いて流体圧力を生成するステップであって、前記流体圧力発生器は、前記隔膜と流体連通している、ステップと、を含み、
前記隔膜に対して加えられる前記流体圧力は、前記隔膜を作動させて1つ以上の前記軟質部分を圧縮し、それにより、少なくとも1つの前記半導体デバイスを1つ以上の前記軟質部分と接触させて、接合中に、少なくとも1つの前記半導体デバイスに対して接合力を加える、方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US17/307,028 | 2021-05-04 | ||
US17/307,028 US11676937B2 (en) | 2021-05-04 | 2021-05-04 | Flexible sinter tool for bonding semiconductor devices |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2022172462A true JP2022172462A (ja) | 2022-11-16 |
JP7448584B2 JP7448584B2 (ja) | 2024-03-12 |
Family
ID=81307887
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2022076170A Active JP7448584B2 (ja) | 2021-05-04 | 2022-05-02 | 半導体デバイスを接合するための可撓性のある焼結ツール |
Country Status (5)
Country | Link |
---|---|
US (1) | US11676937B2 (ja) |
EP (1) | EP4086944A3 (ja) |
JP (1) | JP7448584B2 (ja) |
KR (1) | KR20220150827A (ja) |
CN (1) | CN115312421A (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20230280218A1 (en) * | 2022-03-01 | 2023-09-07 | Asmpt Singapore Pte. Ltd. | Force measurement device and method for bonding or encapsulation process and apparatus incorporating the device |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004119594A (ja) * | 2002-09-25 | 2004-04-15 | Canon Inc | 一括接合装置 |
WO2006082744A1 (ja) * | 2005-02-02 | 2006-08-10 | Sony Chemical & Information Device Corporation | 電気部品の実装装置 |
JP2007005707A (ja) * | 2005-06-27 | 2007-01-11 | Sony Corp | 部品接合方法および部品接合用治具 |
JP2009016544A (ja) * | 2007-07-04 | 2009-01-22 | Panasonic Corp | 半導体素子実装装置および実装方法 |
WO2014123413A1 (en) * | 2013-02-06 | 2014-08-14 | Boschman Technologies Bv | Semiconductor die encapsulation or carrier-mounting method, and corresponding semiconductor die encapsulation or carrier-mounting apparatus |
JP2014179419A (ja) * | 2013-03-14 | 2014-09-25 | Alpha- Design Kk | 電子部品の接合方法 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AU2002342490A1 (en) | 2002-07-23 | 2004-02-09 | Elmicron Ag | Method for fastening microtool components to objects |
US6821813B2 (en) * | 2002-12-19 | 2004-11-23 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process for bonding solder bumps to a substrate |
DE102005058794A1 (de) | 2005-12-09 | 2007-06-14 | Semikron Elektronik Gmbh & Co. Kg | Vorrichtung und getaktetes Verfahren zur Drucksinterverbindung |
US8278142B2 (en) * | 2008-05-22 | 2012-10-02 | Texas Instruments Incorporated | Combined metallic bonding and molding for electronic assemblies including void-reduced underfill |
DE102015120156B4 (de) | 2015-11-20 | 2019-07-04 | Semikron Elektronik Gmbh & Co. Kg | Vorrichtung zur materialschlüssigen Verbindung von Verbindungspartnern eines Leistungselekronik-Bauteils und Verwendung einer solchen Vorrichtung |
NL2015895B1 (en) | 2015-12-02 | 2017-06-28 | Besi Netherlands Bv | Device and method for thermal compression bonding electronic components on a carrier. |
-
2021
- 2021-05-04 US US17/307,028 patent/US11676937B2/en active Active
-
2022
- 2022-04-13 EP EP22168105.9A patent/EP4086944A3/en active Pending
- 2022-04-24 CN CN202210435119.6A patent/CN115312421A/zh active Pending
- 2022-04-29 KR KR1020220053362A patent/KR20220150827A/ko not_active Application Discontinuation
- 2022-05-02 JP JP2022076170A patent/JP7448584B2/ja active Active
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004119594A (ja) * | 2002-09-25 | 2004-04-15 | Canon Inc | 一括接合装置 |
WO2006082744A1 (ja) * | 2005-02-02 | 2006-08-10 | Sony Chemical & Information Device Corporation | 電気部品の実装装置 |
JP2007005707A (ja) * | 2005-06-27 | 2007-01-11 | Sony Corp | 部品接合方法および部品接合用治具 |
JP2009016544A (ja) * | 2007-07-04 | 2009-01-22 | Panasonic Corp | 半導体素子実装装置および実装方法 |
WO2014123413A1 (en) * | 2013-02-06 | 2014-08-14 | Boschman Technologies Bv | Semiconductor die encapsulation or carrier-mounting method, and corresponding semiconductor die encapsulation or carrier-mounting apparatus |
JP2014179419A (ja) * | 2013-03-14 | 2014-09-25 | Alpha- Design Kk | 電子部品の接合方法 |
Also Published As
Publication number | Publication date |
---|---|
EP4086944A3 (en) | 2023-03-22 |
EP4086944A2 (en) | 2022-11-09 |
US20220359459A1 (en) | 2022-11-10 |
US11676937B2 (en) | 2023-06-13 |
KR20220150827A (ko) | 2022-11-11 |
CN115312421A (zh) | 2022-11-08 |
JP7448584B2 (ja) | 2024-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5221642A (en) | Lead-on-chip integrated circuit fabrication method | |
TWI401756B (zh) | 壓接裝置及構裝方法 | |
US5654877A (en) | Lead-on-chip integrated circuit apparatus | |
JP4832107B2 (ja) | 実装方法 | |
US20100083494A1 (en) | Bonding Tool for Mounting Semiconductor Chips | |
CN101379603B (zh) | 压接装置 | |
US9870947B1 (en) | Method for collective (wafer-scale) fabrication of electronic devices and electronic device | |
US8999758B2 (en) | Fixing semiconductor die in dry and pressure supported assembly processes | |
US6870258B1 (en) | Fixture suitable for use in coupling a lid to a substrate and method | |
JP2022172462A (ja) | 半導体デバイスを接合するための可撓性のある焼結ツール | |
EP3312877A2 (en) | Method and device for simultaneously bonding multiple chips of different heights on a flexible substrate using anisotropic conductive film or paste | |
JP4875927B2 (ja) | 樹脂モールド装置 | |
JPH0529362A (ja) | 半導体と基板との接合方法及び装置 | |
JP5419070B2 (ja) | 樹脂封止装置 | |
KR100795966B1 (ko) | 반도체 패키지 제조용 쏘잉장치의 척테이블 | |
TW200926311A (en) | Encapsulating semiconductor components using vented mold | |
US6401765B1 (en) | Lead frame tooling design for exposed pad features | |
US20080314264A1 (en) | Device For Pressing On Semiconductor Chips Arranged On A Substrate | |
US7533792B2 (en) | Elastic interface for wafer bonding apparatus | |
WO2004038794A1 (en) | Semiconductor device and resin binder for assembling semiconductor device | |
CN110010506B (zh) | 用于将光电子器件嵌入层中的方法 | |
KR20070075994A (ko) | 탄성을 이용하는 웨이퍼 레벨 본딩 장치 | |
JP6696036B1 (ja) | ワーク転写装置及びワーク転写チャック並びにワーク転写方法 | |
KR20150118792A (ko) | 와이어 본딩 장치 | |
JPH0294645A (ja) | Tabのリードフォーミング方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220708 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20230623 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20230703 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20231003 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20231204 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20240205 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20240229 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 7448584 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |