JP2021510874A5 - - Google Patents

Info

Publication number
JP2021510874A5
JP2021510874A5 JP2020538839A JP2020538839A JP2021510874A5 JP 2021510874 A5 JP2021510874 A5 JP 2021510874A5 JP 2020538839 A JP2020538839 A JP 2020538839A JP 2020538839 A JP2020538839 A JP 2020538839A JP 2021510874 A5 JP2021510874 A5 JP 2021510874A5
Authority
JP
Japan
Prior art keywords
coupled
input
output
voltage threshold
data line
Prior art date
Application number
JP2020538839A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021510874A (ja
JPWO2019140246A5 (https=
JP7393088B2 (ja
Filing date
Publication date
Priority claimed from US15/967,883 external-priority patent/US10733129B2/en
Application filed filed Critical
Publication of JP2021510874A publication Critical patent/JP2021510874A/ja
Publication of JP2021510874A5 publication Critical patent/JP2021510874A5/ja
Publication of JPWO2019140246A5 publication Critical patent/JPWO2019140246A5/ja
Application granted granted Critical
Publication of JP7393088B2 publication Critical patent/JP7393088B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2020538839A 2018-01-11 2019-01-11 Ｕｓｂ２．０高速アプリケーションにおけるｄｃ損失の補償 Active JP7393088B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201862616201P 2018-01-11 2018-01-11
US62/616,201 2018-01-11
US15/967,883 US10733129B2 (en) 2018-01-11 2018-05-01 Compensating DC loss in USB 2.0 high speed applications
US15/967,883 2018-05-01
PCT/US2019/013271 WO2019140246A1 (en) 2018-01-11 2019-01-11 Compensating dc loss in usb 2.0 high speed applications

Publications (4)

Publication Number Publication Date
JP2021510874A JP2021510874A (ja) 2021-04-30
JP2021510874A5 true JP2021510874A5 (https=) 2022-01-19
JPWO2019140246A5 JPWO2019140246A5 (https=) 2022-01-19
JP7393088B2 JP7393088B2 (ja) 2023-12-06

Family

ID=67139849

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2020538839A Active JP7393088B2 (ja) 2018-01-11 2019-01-11 Ｕｓｂ２．０高速アプリケーションにおけるｄｃ損失の補償

Country Status (5)

Country Link
US (4) US10733129B2 (https=)
EP (1) EP3738043A4 (https=)
JP (1) JP7393088B2 (https=)
CN (2) CN111801660B (https=)
WO (1) WO2019140246A1 (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11843376B2 (en) * 2021-05-12 2023-12-12 Gowin Semiconductor Corporation Methods and apparatus for providing a high-speed universal serial bus (USB) interface for a field-programmable gate array (FPGA)
US11689201B2 (en) 2021-07-26 2023-06-27 Qualcomm Incorporated Universal serial bus (USB) host data switch with integrated equalizer
US12003237B2 (en) * 2022-01-28 2024-06-04 Texas Instruments Incorporated Methods and apparatus for arc reduction in power delivery systems
US11764672B1 (en) * 2022-06-28 2023-09-19 Diodes Incorporated Signal boosting in serial interfaces
US12362717B2 (en) 2022-11-16 2025-07-15 Qualcomm Incorporated Second-order equalizer for high-speed data lines
US20240402739A1 (en) * 2023-06-02 2024-12-05 Texas Instruments Incorporated Methods and apparatus to compensate for ground shift

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4524291A (en) * 1983-01-06 1985-06-18 Motorola, Inc. Transition detector circuit
US6867631B1 (en) * 2003-04-18 2005-03-15 Apple Computer, Inc. Synchronous frequency convertor for timebase signal generation
US7161392B2 (en) * 2004-06-23 2007-01-09 Teradyne, Inc. Comparator feedback peak detector
JP4578316B2 (ja) * 2005-05-02 2010-11-10 ザインエレクトロニクス株式会社 送信装置
US8185682B2 (en) * 2007-06-01 2012-05-22 International Business Machines Corporation USB 2.0 bi-directional bus channel with boost circuitry
US7394281B1 (en) * 2008-01-31 2008-07-01 International Business Machines Corporation Bi-directional universal serial bus booster circuit
US8269522B2 (en) * 2009-12-14 2012-09-18 St-Ericsson Sa Active eye opener for current-source driven, high-speed serial links
JP5730520B2 (ja) * 2010-09-03 2015-06-10 スパンション エルエルシー スイッチングレギュレータ
US8610456B2 (en) * 2011-09-23 2013-12-17 Qualcomm Incorporated Load detecting impedance matching buffer
US9710411B2 (en) 2013-01-24 2017-07-18 Texas Instruments Incorporated Signal conditioner
US9800235B2 (en) * 2014-06-04 2017-10-24 Texas Instruments Incorporated Adaptive edge-rate boosting driver with programmable strength for signal conditioning
US9483435B2 (en) * 2014-07-06 2016-11-01 Freescale Semiconductor, Inc. USB transceiver
US10002101B2 (en) * 2015-03-06 2018-06-19 Apple Inc. Methods and apparatus for equalization of a high speed serial bus

Similar Documents

Publication Publication Date Title
JP2021510874A5 (https=)
JP2008527963A5 (https=)
JP2012120168A5 (ja) オフセット除去回路
WO2016040688A3 (en) High linearity cmos rf power amplifiers in wifi applications
JP7393088B2 (ja) Ｕｓｂ２．０高速アプリケーションにおけるｄｃ損失の補償
DE60203254D1 (de) Ladungspumpe mit sehr grossem Ausgangsspannungsbereich
JP2019012753A5 (https=)
JP2018128868A5 (https=)
US10164620B1 (en) Ringing suppression circuit
MY182219A (en) Gate potential control circuit
SG10201803548PA (en) Terminal device including reference voltage circuit
MY177593A (en) Signal conversion
JPWO2019140246A5 (https=)
CN109428567B (zh) 一种实现占空比调整的装置
TWI492205B (zh) 一種源極驅動器的輸出緩衝電路
JP2016106277A5 (ja) アクセサリーおよびカメラシステム
CN106297726B (zh) 采样保持电路、放电控制方法和显示装置
WO2017051490A1 (ja) 通信ノード
KR20160073902A (ko) 슬로우 턴온을 갖는 오디오 스위치 회로
US9559676B1 (en) Output buffer apparatus for controlling rate of rising/falling edge of buffered signal
JP2016516374A5 (https=)
TWI447572B (zh) 硬碟供電保護電路
US9846671B2 (en) Bidirectional data transmission system
CN103246308A (zh) 多输入低压降稳压器
CN104124663A (zh) 电压保护电路