JP2019075101A5 - - Google Patents

Download PDF

Info

Publication number
JP2019075101A5
JP2019075101A5 JP2018173507A JP2018173507A JP2019075101A5 JP 2019075101 A5 JP2019075101 A5 JP 2019075101A5 JP 2018173507 A JP2018173507 A JP 2018173507A JP 2018173507 A JP2018173507 A JP 2018173507A JP 2019075101 A5 JP2019075101 A5 JP 2019075101A5
Authority
JP
Japan
Prior art keywords
fim
instruction
controller
hbm
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2018173507A
Other languages
English (en)
Japanese (ja)
Other versions
JP2019075101A (ja
Filing date
Publication date
Priority claimed from US15/854,557 external-priority patent/US10866900B2/en
Application filed filed Critical
Publication of JP2019075101A publication Critical patent/JP2019075101A/ja
Publication of JP2019075101A5 publication Critical patent/JP2019075101A5/ja
Pending legal-status Critical Current

Links

JP2018173507A 2017-10-17 2018-09-18 インメモリのコマンド処理方法、これを適用する高帯域幅メモリ（ｈｂｍ）、及びｈｂｍシステム Pending JP2019075101A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762573390P 2017-10-17 2017-10-17
US62/573,390 2017-10-17
US15/854,557 US10866900B2 (en) 2017-10-17 2017-12-26 ISA extension for high-bandwidth memory
US15/854,557 2017-12-26

Publications (2)

Publication Number Publication Date
JP2019075101A JP2019075101A (ja) 2019-05-16
JP2019075101A5 true JP2019075101A5 (enExample) 2021-09-02

Family

ID=66097486

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018173507A Pending JP2019075101A (ja) 2017-10-17 2018-09-18 インメモリのコマンド処理方法、これを適用する高帯域幅メモリ（ｈｂｍ）、及びｈｂｍシステム

Country Status (5)

Country Link
US (3) US10866900B2 (enExample)
JP (1) JP2019075101A (enExample)
KR (1) KR102289095B1 (enExample)
CN (1) CN109669887A (enExample)
TW (1) TWI750406B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11127442B2 (en) * 2019-12-06 2021-09-21 Xilinx, Inc. Data transfers between a memory and a distributed compute array
EP4081890B1 (en) 2019-12-26 2025-04-02 Micron Technology, Inc. Truth table extension for stacked memory systems
US11455098B2 (en) 2019-12-26 2022-09-27 Micron Technology, Inc. Host techniques for stacked memory systems
US11829760B2 (en) * 2020-01-07 2023-11-28 SK Hynix Inc. Processing-in-memory device and processing-in-memory system including the same
TWI868210B (zh) * 2020-01-07 2025-01-01 韓商愛思開海力士有限公司 記憶體中處理（ｐｉｍ）系統
US12136470B2 (en) 2020-01-07 2024-11-05 SK Hynix Inc. Processing-in-memory (PIM) system that changes between multiplication/accumulation (MAC) and memory modes and operating methods of the PIM system
US11983508B2 (en) 2020-01-07 2024-05-14 SK Hynix Inc. Processing-in-memory (PIM) system and operating methods of the PIM system
US12386777B2 (en) 2020-01-07 2025-08-12 SK Hynix Inc. Processing-in-memory (PIM) device to perform a memory access operation and an arithmetic operation in response to a command from a PIM controller and a high speed interface, respectively
US11635911B2 (en) * 2020-01-07 2023-04-25 SK Hynix Inc. Processing-in-memory (PIM) system and operating methods of the PIM system
KR102831057B1 (ko) * 2020-01-20 2025-07-07 삼성전자주식회사 고대역폭 메모리 및 이를 포함하는 시스템
US11226816B2 (en) 2020-02-12 2022-01-18 Samsung Electronics Co., Ltd. Systems and methods for data placement for in-memory-compute
US11281554B2 (en) * 2020-03-17 2022-03-22 Samsung Electronics Co., Ltd. System and method for in-memory computation
KR102786984B1 (ko) 2020-09-03 2025-03-27 삼성전자주식회사 메모리 장치, 그것을 포함하는 메모리 시스템, 그것을 제어하는 제어기 및 그것의 동작 방법
US11868777B2 (en) * 2020-12-16 2024-01-09 Advanced Micro Devices, Inc. Processor-guided execution of offloaded instructions using fixed function operations
EP4024222A1 (en) * 2021-01-04 2022-07-06 Imec VZW An integrated circuit with 3d partitioning
CN115469800A (zh) 2021-06-10 2022-12-13 三星电子株式会社 数据处理系统以及用于访问异构存储器系统的方法
CN113643739B (zh) * 2021-09-02 2025-02-07 西安紫光国芯半导体股份有限公司 一种llc芯片及缓存系统
CN117350911A (zh) * 2022-06-28 2024-01-05 华为技术有限公司 一种着色器输入数据的处理方法和图形处理装置
KR20250019482A (ko) * 2023-08-01 2025-02-10 삼성전자주식회사 가속기, 이를 포함하는 전자 장치 및 그 동작 방법
US12052116B1 (en) * 2024-03-28 2024-07-30 Persimmons, Inc. Methods for arbitrating the role of bus master among a plurality of host devices

Family Cites Families (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325513A (en) * 1987-02-23 1994-06-28 Kabushiki Kaisha Toshiba Apparatus for selectively accessing different memory types by storing memory correlation information in preprocessing mode and using the information in processing mode
US5619066A (en) * 1990-05-15 1997-04-08 Dallas Semiconductor Corporation Memory for an electronic token
JPH0425961A (ja) * 1990-05-22 1992-01-29 Toshiba Corp 共有データ更新方式
JPH0845269A (ja) 1994-07-27 1996-02-16 Hitachi Ltd 半導体記憶装置
US5953738A (en) * 1997-07-02 1999-09-14 Silicon Aquarius, Inc DRAM with integral SRAM and arithmetic-logic units
US6438670B1 (en) * 1998-10-02 2002-08-20 International Business Machines Corporation Memory controller with programmable delay counter for tuning performance based on timing parameter of controlled memory storage device
US6240498B1 (en) * 1999-01-06 2001-05-29 International Business Machines Corporation Object oriented storage pool apparatus and method
DE60029270T2 (de) 1999-04-16 2007-07-05 Infineon Technologies North America Corp., San Jose Dynamische Rekonfiguration des Cache-Speichers eines Mikrokontrollers
US6430655B1 (en) 2000-01-31 2002-08-06 Mips Technologies, Inc. Scratchpad RAM memory accessible in parallel to a primary cache
US6792599B2 (en) * 2001-10-15 2004-09-14 Intel Corporation Method and apparatus for an atomic operation in a parallel computing environment
US7581079B2 (en) * 2005-03-28 2009-08-25 Gerald George Pechanek Processor composed of memory nodes that execute memory access instructions and cooperate with execution nodes to execute function instructions
GB0519984D0 (en) 2005-09-30 2005-11-09 Texas Instruments Ltd Configuration interface
JP2009514479A (ja) * 2005-11-01 2009-04-02 エヌエックスピー ビー ヴィ データ処理システムおよびビデオデータの処理方法
US8719516B2 (en) 2009-10-21 2014-05-06 Micron Technology, Inc. Memory having internal processors and methods of controlling memory access
US20110131381A1 (en) * 2009-11-27 2011-06-02 Advanced Micro Devices, Inc. Cache scratch-pad and method therefor
US9075764B2 (en) 2010-08-11 2015-07-07 Apple Inc. Multiprocessor system-on-a-chip for machine vision algorithms
JP5887989B2 (ja) * 2012-02-24 2016-03-16 富士ゼロックス株式会社 情報処理装置、制御装置および画像形成装置
JP2013242823A (ja) * 2012-05-23 2013-12-05 Toshiba Corp 情報処理装置、情報処理方法および制御プログラム
US20140040532A1 (en) * 2012-08-06 2014-02-06 Advanced Micro Devices, Inc. Stacked memory device with helper processor
US9734079B2 (en) 2013-06-28 2017-08-15 Intel Corporation Hybrid exclusive multi-level memory architecture with memory management
US11074169B2 (en) 2013-07-03 2021-07-27 Micron Technology, Inc. Programmed memory controlled data movement and timing within a main memory device
JP2015064676A (ja) * 2013-09-24 2015-04-09 株式会社東芝 情報処理装置、半導体装置、情報処理方法およびプログラム
US9286216B2 (en) * 2014-01-16 2016-03-15 Carnegie Mellon University 3DIC memory chips including computational logic-in-memory for performing accelerated data processing
US9823925B2 (en) * 2014-03-28 2017-11-21 Intel Corporation Instruction and logic for a logical move in an out-of-order processor
US9003109B1 (en) * 2014-05-29 2015-04-07 SanDisk Technologies, Inc. System and method for distributed computing in non-volatile memory
US9836277B2 (en) 2014-10-01 2017-12-05 Samsung Electronics Co., Ltd. In-memory popcount support for real time analytics
US11080064B2 (en) * 2014-10-28 2021-08-03 International Business Machines Corporation Instructions controlling access to shared registers of a multi-threaded processor
US20160239278A1 (en) * 2015-02-16 2016-08-18 Advanced Micro Devices, Inc. Generating a schedule of instructions based on a processor memory tree
TWI518585B (zh) * 2015-05-18 2016-01-21 國立成功大學 具有草稿式記憶體的電子裝置與草稿式記憶體的管理方法
US9698790B2 (en) * 2015-06-26 2017-07-04 Advanced Micro Devices, Inc. Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces
US11079936B2 (en) 2016-03-01 2021-08-03 Samsung Electronics Co., Ltd. 3-D stacked memory with reconfigurable compute logic
US9997232B2 (en) * 2016-03-10 2018-06-12 Micron Technology, Inc. Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations
US10853904B2 (en) * 2016-03-24 2020-12-01 Advanced Micro Devices, Inc. Hierarchical register file at a graphics processing unit
US10467092B2 (en) * 2016-03-30 2019-11-05 Qualcomm Incorporated Providing space-efficient storage for dynamic random access memory (DRAM) cache tags
US10552152B2 (en) * 2016-05-27 2020-02-04 Arm Limited Method and apparatus for scheduling in a non-uniform compute device
US10503641B2 (en) * 2016-05-31 2019-12-10 Advanced Micro Devices, Inc. Cache coherence for processing in memory
EP3306479A1 (en) * 2016-10-06 2018-04-11 Stichting IMEC Nederland Memory structure comprising scratchpad memory
US10325344B2 (en) * 2017-04-17 2019-06-18 Intel Corporation Efficient merging of atomic operations at computing devices

Similar Documents

Publication Publication Date Title
JP2019075101A5 (enExample)
WO2013186722A4 (en) Selectively controlling instruction execution in transactional processing
TWI750406B (zh) 高頻寬記憶體、高頻寬記憶體系統及其命令處理方法
GB2565023A (en) Method and apparatus for maintaining data coherence in a non-uniform compute device
EP3401786A3 (en) Autonomous vehicle advanced sensing and response
US9830163B2 (en) Control flow in a heterogeneous computer system
MY174573A (en) Controlling an order for processing data elements during vector processing
KR20170027125A (ko) 컴퓨팅 시스템 및 컴퓨팅 시스템에서 연산들을 처리하는 방법
CN104221005B (zh) 用于从多线程发送请求至加速器的机制
EP2674856A3 (en) Zero cycle load instruction
JP2016515265A5 (enExample)
JP2015512071A5 (enExample)
WO2015050922A3 (en) Graphics processing unit
JP2016515265A (ja) 外部からプログラム可能なメモリ管理ユニット
JP2013504127A5 (enExample)
EP2669807A3 (en) Processor resource and execution protection methods and apparatus
JP2017097633A5 (enExample)
EP2891984A3 (en) Transaction abort method in a multi-core CPU.
JP2011008398A5 (ja) 情報処理装置及び情報処理装置の制御方法、並びにプログラム
EP4542399A3 (en) Reconfigurable cache architecture and methods for cache coherency
EP2790108A3 (en) Information processing apparatus, memory control device, data transfer control method, and data transfer control program
US20170199822A1 (en) Systems and methods for acquiring data for loads at different access times from hierarchical sources using a load queue as a temporary storage buffer and completing the load early
CN107851027A8 (zh) 数据处理系统
JP2018523235A5 (enExample)
JP2014503899A5 (enExample)