TWI750406B - 高頻寬記憶體、高頻寬記憶體系統及其命令處理方法 - Google Patents

高頻寬記憶體、高頻寬記憶體系統及其命令處理方法 Download PDF

Info

Publication number
TWI750406B
TWI750406B TW107129831A TW107129831A TWI750406B TW I750406 B TWI750406 B TW I750406B TW 107129831 A TW107129831 A TW 107129831A TW 107129831 A TW107129831 A TW 107129831A TW I750406 B TWI750406 B TW I750406B
Authority
TW
Taiwan
Prior art keywords
memory
bandwidth
function
instruction
random access
Prior art date
Application number
TW107129831A
Other languages
English (en)
Chinese (zh)
Other versions
TW201917567A (zh
Inventor
張牧天
克里希納 特佳 馬拉迪
牛迪民
鄭宏忠
Original Assignee
南韓商三星電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 南韓商三星電子股份有限公司 filed Critical 南韓商三星電子股份有限公司
Publication of TW201917567A publication Critical patent/TW201917567A/zh
Application granted granted Critical
Publication of TWI750406B publication Critical patent/TWI750406B/zh

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0875—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches with dedicated cache, e.g. instruction or stack
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1689—Synchronisation and timing concerns
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/124—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware is a sequential transfer control unit, e.g. microprocessor, peripheral processor or state-machine
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1636—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement using refresh
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
    • G06F2212/45—Caching of specific data in cache memory
    • G06F2212/452—Instruction code
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/3001—Arithmetic instructions
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Software Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Advance Control (AREA)
  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
TW107129831A 2017-10-17 2018-08-27 高頻寬記憶體、高頻寬記憶體系統及其命令處理方法 TWI750406B (zh)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201762573390P 2017-10-17 2017-10-17
US62/573,390 2017-10-17
US15/854,557 US10866900B2 (en) 2017-10-17 2017-12-26 ISA extension for high-bandwidth memory
US15/854,557 2017-12-26

Publications (2)

Publication Number Publication Date
TW201917567A TW201917567A (zh) 2019-05-01
TWI750406B true TWI750406B (zh) 2021-12-21

Family

ID=66097486

Family Applications (1)

Application Number Title Priority Date Filing Date
TW107129831A TWI750406B (zh) 2017-10-17 2018-08-27 高頻寬記憶體、高頻寬記憶體系統及其命令處理方法

Country Status (5)

Country Link
US (3) US10866900B2 (enExample)
JP (1) JP2019075101A (enExample)
KR (1) KR102289095B1 (enExample)
CN (1) CN109669887A (enExample)
TW (1) TWI750406B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11127442B2 (en) * 2019-12-06 2021-09-21 Xilinx, Inc. Data transfers between a memory and a distributed compute array
CN115427925A (zh) 2019-12-26 2022-12-02 美光科技公司 用于堆叠存储器系统的主机技术
EP4553663A3 (en) 2019-12-26 2025-07-30 Micron Technology, Inc. Truth table extension for stacked memory systems
US12386777B2 (en) 2020-01-07 2025-08-12 SK Hynix Inc. Processing-in-memory (PIM) device to perform a memory access operation and an arithmetic operation in response to a command from a PIM controller and a high speed interface, respectively
US12136470B2 (en) 2020-01-07 2024-11-05 SK Hynix Inc. Processing-in-memory (PIM) system that changes between multiplication/accumulation (MAC) and memory modes and operating methods of the PIM system
US11829760B2 (en) * 2020-01-07 2023-11-28 SK Hynix Inc. Processing-in-memory device and processing-in-memory system including the same
TWI868210B (zh) * 2020-01-07 2025-01-01 韓商愛思開海力士有限公司 記憶體中處理（ｐｉｍ）系統
US11635911B2 (en) * 2020-01-07 2023-04-25 SK Hynix Inc. Processing-in-memory (PIM) system and operating methods of the PIM system
US11983508B2 (en) 2020-01-07 2024-05-14 SK Hynix Inc. Processing-in-memory (PIM) system and operating methods of the PIM system
KR102831057B1 (ko) 2020-01-20 2025-07-07 삼성전자주식회사 고대역폭 메모리 및 이를 포함하는 시스템
US11226816B2 (en) 2020-02-12 2022-01-18 Samsung Electronics Co., Ltd. Systems and methods for data placement for in-memory-compute
US11281554B2 (en) * 2020-03-17 2022-03-22 Samsung Electronics Co., Ltd. System and method for in-memory computation
KR102786984B1 (ko) 2020-09-03 2025-03-27 삼성전자주식회사 메모리 장치, 그것을 포함하는 메모리 시스템, 그것을 제어하는 제어기 및 그것의 동작 방법
US11868777B2 (en) * 2020-12-16 2024-01-09 Advanced Micro Devices, Inc. Processor-guided execution of offloaded instructions using fixed function operations
EP4024222A1 (en) * 2021-01-04 2022-07-06 Imec VZW An integrated circuit with 3d partitioning
CN115469800A (zh) 2021-06-10 2022-12-13 三星电子株式会社 数据处理系统以及用于访问异构存储器系统的方法
CN113643739B (zh) * 2021-09-02 2025-02-07 西安紫光国芯半导体股份有限公司 一种llc芯片及缓存系统
CN117350911A (zh) * 2022-06-28 2024-01-05 华为技术有限公司 一种着色器输入数据的处理方法和图形处理装置
KR20250019482A (ko) * 2023-08-01 2025-02-10 삼성전자주식회사 가속기, 이를 포함하는 전자 장치 및 그 동작 방법
US12052116B1 (en) * 2024-03-28 2024-07-30 Persimmons, Inc. Methods for arbitrating the role of bus master among a plurality of host devices

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020013881A1 (en) * 1998-10-02 2002-01-31 International Business Machines Corporation Dynamically-tunable memory controller
US20020018513A1 (en) * 1990-05-15 2002-02-14 Dallas Semiconductor Corporation Memory
US20030074649A1 (en) * 2001-10-15 2003-04-17 Poulsen David K. Method and apparatus for an atomic operation in a parallel computing environment
US20060218376A1 (en) * 2005-03-28 2006-09-28 Pechanek Gerald G Methods and apparatus for efficiently sharing memory and processing in a multi-processor
CN103294106A (zh) * 2012-02-24 2013-09-11 富士施乐株式会社 信息处理装置、控制装置以及图像形成装置
US20140040532A1 (en) * 2012-08-06 2014-02-06 Advanced Micro Devices, Inc. Stacked memory device with helper processor
US20150277911A1 (en) * 2014-03-28 2015-10-01 Denis M. Khartikov Instruction and Logic for a Logical Move in an Out-Of-Order Processor
US20170263306A1 (en) * 2016-03-10 2017-09-14 Micron Technology, Inc. Apparatuses and methods for logic/memory devices

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5325513A (en) * 1987-02-23 1994-06-28 Kabushiki Kaisha Toshiba Apparatus for selectively accessing different memory types by storing memory correlation information in preprocessing mode and using the information in processing mode
JPH0425961A (ja) * 1990-05-22 1992-01-29 Toshiba Corp 共有データ更新方式
JPH0845269A (ja) 1994-07-27 1996-02-16 Hitachi Ltd 半導体記憶装置
US5953738A (en) * 1997-07-02 1999-09-14 Silicon Aquarius, Inc DRAM with integral SRAM and arithmetic-logic units
US6240498B1 (en) * 1999-01-06 2001-05-29 International Business Machines Corporation Object oriented storage pool apparatus and method
EP1045307B1 (en) 1999-04-16 2006-07-12 Infineon Technologies North America Corp. Dynamic reconfiguration of a micro-controller cache memory
US6430655B1 (en) 2000-01-31 2002-08-06 Mips Technologies, Inc. Scratchpad RAM memory accessible in parallel to a primary cache
GB0519984D0 (en) 2005-09-30 2005-11-09 Texas Instruments Ltd Configuration interface
US9432679B2 (en) 2005-11-01 2016-08-30 Entropic Communications, Llc Data processing system
US8719516B2 (en) * 2009-10-21 2014-05-06 Micron Technology, Inc. Memory having internal processors and methods of controlling memory access
US20110131381A1 (en) * 2009-11-27 2011-06-02 Advanced Micro Devices, Inc. Cache scratch-pad and method therefor
US9075764B2 (en) * 2010-08-11 2015-07-07 Apple Inc. Multiprocessor system-on-a-chip for machine vision algorithms
JP2013242823A (ja) 2012-05-23 2013-12-05 Toshiba Corp 情報処理装置、情報処理方法および制御プログラム
US9734079B2 (en) 2013-06-28 2017-08-15 Intel Corporation Hybrid exclusive multi-level memory architecture with memory management
US11074169B2 (en) 2013-07-03 2021-07-27 Micron Technology, Inc. Programmed memory controlled data movement and timing within a main memory device
JP2015064676A (ja) 2013-09-24 2015-04-09 株式会社東芝 情報処理装置、半導体装置、情報処理方法およびプログラム
US9286216B2 (en) * 2014-01-16 2016-03-15 Carnegie Mellon University 3DIC memory chips including computational logic-in-memory for performing accelerated data processing
US9003109B1 (en) * 2014-05-29 2015-04-07 SanDisk Technologies, Inc. System and method for distributed computing in non-volatile memory
US9836277B2 (en) 2014-10-01 2017-12-05 Samsung Electronics Co., Ltd. In-memory popcount support for real time analytics
US11080064B2 (en) * 2014-10-28 2021-08-03 International Business Machines Corporation Instructions controlling access to shared registers of a multi-threaded processor
US20160239278A1 (en) * 2015-02-16 2016-08-18 Advanced Micro Devices, Inc. Generating a schedule of instructions based on a processor memory tree
TWI518585B (zh) * 2015-05-18 2016-01-21 國立成功大學 具有草稿式記憶體的電子裝置與草稿式記憶體的管理方法
US9698790B2 (en) * 2015-06-26 2017-07-04 Advanced Micro Devices, Inc. Computer architecture using rapidly reconfigurable circuits and high-bandwidth memory interfaces
US11079936B2 (en) 2016-03-01 2021-08-03 Samsung Electronics Co., Ltd. 3-D stacked memory with reconfigurable compute logic
US10853904B2 (en) * 2016-03-24 2020-12-01 Advanced Micro Devices, Inc. Hierarchical register file at a graphics processing unit
US10467092B2 (en) 2016-03-30 2019-11-05 Qualcomm Incorporated Providing space-efficient storage for dynamic random access memory (DRAM) cache tags
US10552152B2 (en) * 2016-05-27 2020-02-04 Arm Limited Method and apparatus for scheduling in a non-uniform compute device
US10503641B2 (en) * 2016-05-31 2019-12-10 Advanced Micro Devices, Inc. Cache coherence for processing in memory
EP3306479A1 (en) * 2016-10-06 2018-04-11 Stichting IMEC Nederland Memory structure comprising scratchpad memory
US10325344B2 (en) * 2017-04-17 2019-06-18 Intel Corporation Efficient merging of atomic operations at computing devices

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020018513A1 (en) * 1990-05-15 2002-02-14 Dallas Semiconductor Corporation Memory
US20020013881A1 (en) * 1998-10-02 2002-01-31 International Business Machines Corporation Dynamically-tunable memory controller
US20030074649A1 (en) * 2001-10-15 2003-04-17 Poulsen David K. Method and apparatus for an atomic operation in a parallel computing environment
US20060218376A1 (en) * 2005-03-28 2006-09-28 Pechanek Gerald G Methods and apparatus for efficiently sharing memory and processing in a multi-processor
CN103294106A (zh) * 2012-02-24 2013-09-11 富士施乐株式会社 信息处理装置、控制装置以及图像形成装置
US20140040532A1 (en) * 2012-08-06 2014-02-06 Advanced Micro Devices, Inc. Stacked memory device with helper processor
US20150277911A1 (en) * 2014-03-28 2015-10-01 Denis M. Khartikov Instruction and Logic for a Logical Move in an Out-Of-Order Processor
US20170263306A1 (en) * 2016-03-10 2017-09-14 Micron Technology, Inc. Apparatuses and methods for logic/memory devices

Also Published As

Publication number Publication date
US10866900B2 (en) 2020-12-15
US20190114265A1 (en) 2019-04-18
US20230119291A1 (en) 2023-04-20
US11940922B2 (en) 2024-03-26
JP2019075101A (ja) 2019-05-16
US20210096999A1 (en) 2021-04-01
KR20190043072A (ko) 2019-04-25
CN109669887A (zh) 2019-04-23
KR102289095B1 (ko) 2021-08-12
US11556476B2 (en) 2023-01-17
TW201917567A (zh) 2019-05-01

Similar Documents

Publication Publication Date Title
TWI750406B (zh) 高頻寬記憶體、高頻寬記憶體系統及其命令處理方法
CN104081449B (zh) 用于图形并行处理单元的缓冲器管理
KR20170027125A (ko) 컴퓨팅 시스템 및 컴퓨팅 시스템에서 연산들을 처리하는 방법
US12028094B2 (en) Application programming interface for fine grained low latency decompression within processor core
CN105210046B (zh) 存储器等待时间管理
CN105474183B (zh) 存储器管理
US20220197643A1 (en) Speculative decompression within processor core caches
US20230185718A1 (en) De-prioritizing speculative code lines in on-chip caches
US10910048B1 (en) Extended memory communication
CN106716346A (zh) 对端口减少的通用寄存器的操作数冲突解决
CN115516421A (zh) Gpu中基于gpr释放机制的gpr优化
US10055346B2 (en) Polarity based data transfer function for volatile memory
US10901883B2 (en) Embedded memory management scheme for real-time applications
US20160055833A1 (en) High-speed low-power access to register files
US10019354B2 (en) Apparatus and method for fast cache flushing including determining whether data is to be stored in nonvolatile memory
CN110249308A (zh) 待决加载和存储的单独跟踪
US9240250B2 (en) Apparatus and method to reduce power delivery noise for partial writes
US20220206685A1 (en) Reusing remote registers in processing in memory
US20150154124A1 (en) Secure data partition in nonvolatile memory systems
US20160246721A1 (en) Role based cache coherence bus traffic control
US20170168829A1 (en) Processor, computing system comprising the same and method for driving the processor