JP2019009218A - Processing method of workpiece - Google Patents

Processing method of workpiece Download PDF

Info

Publication number
JP2019009218A
JP2019009218A JP2017122264A JP2017122264A JP2019009218A JP 2019009218 A JP2019009218 A JP 2019009218A JP 2017122264 A JP2017122264 A JP 2017122264A JP 2017122264 A JP2017122264 A JP 2017122264A JP 2019009218 A JP2019009218 A JP 2019009218A
Authority
JP
Japan
Prior art keywords
workpiece
wafer
grinding
laser processing
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017122264A
Other languages
Japanese (ja)
Other versions
JP6906845B2 (en
Inventor
匠 諸徳寺
Takumi Shotokuji
匠 諸徳寺
幸弘 桐林
Yukihiro Kiribayashi
幸弘 桐林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2017122264A priority Critical patent/JP6906845B2/en
Priority to TW107115377A priority patent/TWI757482B/en
Priority to CN201810578439.0A priority patent/CN109119336B/en
Priority to KR1020180070321A priority patent/KR102518004B1/en
Publication of JP2019009218A publication Critical patent/JP2019009218A/en
Application granted granted Critical
Publication of JP6906845B2 publication Critical patent/JP6906845B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • H01L21/3043Making grooves, e.g. cutting
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/362Laser etching
    • B23K26/364Laser etching for making a groove or trench, e.g. for scribing a break initiation groove
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/38Removing material by boring or cutting
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K26/00Working by laser beam, e.g. welding, cutting or boring
    • B23K26/36Removing material
    • B23K26/40Removing material taking account of the properties of the material involved
    • B23K26/402Removing material taking account of the properties of the material involved involving non-metallic material, e.g. isolators
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Optics & Photonics (AREA)
  • Plasma & Fusion (AREA)
  • Mechanical Engineering (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Dicing (AREA)
  • Laser Beam Processing (AREA)

Abstract

To provide a processing method of a workpiece improving productivity and never lowering transverse strength of chip.SOLUTION: A processing method of a workpiece set with multiple crossing scheduled division lines on the surface includes a holding step of holding the front side of the workpiece by means of a chuck table, a laser processing step of forming multiple shield tunnels, consisting of a pore longer than the finish thickness of the workpiece from the front side thereof and an amorphous or alterated layer surrounding the pore, by irradiating the workpiece held on the chuck table with a pulse laser beam of a wavelength having permeability from the rear face side of the workpiece, and a grinding step of thinning the workpiece to finish thickness following the laser processing step, by grinding the rear face of the workpiece.SELECTED DRAWING: Figure 3

Description

本発明は、交差する複数の分割予定ラインが表面に設定された被加工物の加工方法に関する。   The present invention relates to a processing method of a workpiece in which a plurality of intersecting scheduled lines are set on the surface.

特定の周波数帯域の電気信号を取り出すSAWフィルタ(Surface Acoustic Wave Filter:表面弾性波フィルタ)は、RFフィルタ(Radio Frequency Filter)やIFフィルタ(Intermediate Frequency Filter)としてほとんどの携帯電話で使用されている他、デジタルテレビやGPS、無線LAM等のフィルタとしても広く使用されている。   SAW filters (Surface Acoustic Wave Filters) that extract electrical signals in specific frequency bands are used in most mobile phones as RF filters (Radio Frequency Filters) and IF filters (Intermediate Frequency Filters). It is also widely used as a filter for digital television, GPS, wireless LAM, and the like.

SAWフィルタの製造プロセスでは、回転引き上げ法や二重るつぼ法でリチウムナイオベート(LiNbO)やリチウムタンタレート(LiTaO)等の単結晶インゴットが育成され、その後、インゴットをウェーハ状にスライスした後、研削装置や研磨装置で研削、研摩して平坦化する(例えば、特開2001−332949号公報参照)。 In the SAW filter manufacturing process, single crystal ingots such as lithium niobate (LiNbO 3 ) and lithium tantalate (LiTaO 3 ) are grown by the rotational pulling method or the double crucible method, and then the ingot is sliced into a wafer. Then, the surface is ground and polished by a grinding device or a polishing device (for example, see JP-A-2001-332949).

平坦化されたリチウムナイオベートウェーハ又はリチウムタンタレートウェーハ上には、フォトリソグラフィー技術を用いてアルミニウムやアルミニウム合金の薄膜で例えば周期2〜5μm程度の櫛歯電極からなるSAWフィルタを複数形成する。   On the flattened lithium niobate wafer or lithium tantalate wafer, a plurality of SAW filters made of a comb-like electrode having a period of, for example, about 2 to 5 μm are formed by using a photolithography technique with a thin film of aluminum or aluminum alloy.

表面にSAWフィルタ等のSAWデバイスが複数形成されたリチウムナイオベートウェーハ(LNウェーハ)又はリチウムタンタレートウェーハ(LTウェーハ)はモース硬度が高く、切削ブレードで切削すると送り速度の上昇が難しく、生産性が非常に悪い。   Lithium niobate wafers (LN wafers) or lithium tantalate wafers (LT wafers) with multiple SAW devices such as SAW filters on the surface have high Mohs hardness, and it is difficult to increase the feed rate when cutting with a cutting blade. Is very bad.

従って、一般的な厚みの表面にSAWデバイスが形成されたリチウムナイオベートウェーハ又はリチウムタンタレートウェーハでは、レーザ加工で分割起点を形成した後、ウェーハに外力を付与することにより個々のチップに分割している。   Therefore, in a lithium niobate wafer or lithium tantalate wafer in which a SAW device is formed on a surface having a general thickness, after dividing start points are formed by laser processing, the wafer is divided into individual chips by applying external force to the wafer. ing.

然し、LNウェーハ又はLTウェーハに対して吸収性を有する波長のパルスレーザビームを照射するアブレーション加工方法又はLNウェーハ又はLTウェーハに対して透過性を有する波長のパルスレーザビームを照射してウェーハ内部に改質層を形成するSD(Stealth Dicing)加工方法では、1本の分割予定ラインに対して複数回パルスレーザービームを照射しなければならず、更なる生産性の向上が要望されている。   However, the ablation processing method for irradiating the LN wafer or the LT wafer with a pulsed laser beam having an absorptive wavelength, or irradiating the inside of the wafer with a pulsed laser beam having a wavelength transmissive for the LN wafer or LT wafer. In an SD (stealth dicing) processing method for forming a modified layer, it is necessary to irradiate a single division planned line with a pulse laser beam a plurality of times, and further improvement in productivity is desired.

そこで、特開2014−221483号公報では、比較的開口数の小さい集光レンズを使用して単結晶基板からなる被加工物に単結晶基板に対して透過性を有するパルスレーザビームを照射して、被加工物内部に細孔とこの細孔をシールドする非晶質とからなるシールドトンネルを形成した後、被加工物に外力を付与することにより被加工物を個々のチップに分割する加工方法が記載されている。   Therefore, in Japanese Patent Laid-Open No. 2014-2221483, a work piece made of a single crystal substrate is irradiated with a pulsed laser beam having transparency to the single crystal substrate using a condenser lens having a relatively small numerical aperture. A processing method for dividing a work piece into individual chips by applying an external force to the work piece after forming a shield tunnel composed of a fine pore and an amorphous material for shielding the fine hole inside the work piece Is described.

特開2001−332949号公報JP 2001-332949 A 特開2014−221483号公報JP 2014-2221483 A

然し、特許文献2に記載された加工方法では、切削ブレードやパルスレーザビームを使用するSD加工方法、アブレーション加工方法に比べて生産性は向上するが、切削ブレードによるダイシングに比較してチップの抗折強度が劣るという問題がある。   However, in the processing method described in Patent Document 2, the productivity is improved as compared with the SD processing method and the ablation processing method using a cutting blade or a pulsed laser beam, but the chip resistance is lower than the dicing with the cutting blade. There is a problem that the bending strength is inferior.

本発明はこのような点に鑑みてなされたものであり、その目的とするところは、生産性を向上させると共にチップの抗折強度を低下させることのない被加工物の加工方法を提供することである。   The present invention has been made in view of these points, and an object of the present invention is to provide a method for processing a workpiece that improves productivity and does not decrease the bending strength of the chip. It is.

本発明によると、交差する複数の分割予定ラインが表面に設定された被加工物の加工方法であって、被加工物の表面側をチャックテーブルで保持する保持ステップと、該チャックテーブルに保持された被加工物に対して透過性を有する波長のパルスレーザビームを被加工物の裏面側から照射して、被加工物の表面側から被加工物の仕上げ厚み以上に至る細孔と該細孔を囲繞する非晶質又は変質層とからなるシールドトンネルを複数形成するレーザ加工ステップと、該レーザ加工ステップを実施した後、被加工物の裏面を研削して該仕上げ厚みへと被加工物を薄化する研削ステップと、を備えたことを特徴とする被加工物の加工方法が提供される。   According to the present invention, there is provided a method of processing a workpiece in which a plurality of intersecting scheduled lines are set on the surface, the holding step of holding the surface side of the workpiece with the chuck table, and the chuck table A fine laser beam that is irradiated from the back side of the workpiece with a pulse laser beam having a wavelength that is transmissive to the workpiece, and that exceeds the finished thickness of the workpiece from the surface side of the workpiece; A laser processing step for forming a plurality of shield tunnels composed of an amorphous or altered layer surrounding the substrate, and after performing the laser processing step, the back surface of the workpiece is ground to the finished thickness. A thinning grinding step is provided. A method for processing a workpiece is provided.

本発明の加工方法によると、レーザ加工が1パスで済むので、従来のSD加工やアブレーション加工によるレーザ加工に比べて生産性が向上する。また、シールドトンネルの上端部分は研削によって除去されてチップに残存しないため、抗折強度が向上する。   According to the processing method of the present invention, since the laser processing is only one pass, productivity is improved as compared with laser processing by conventional SD processing or ablation processing. In addition, since the upper end portion of the shield tunnel is removed by grinding and does not remain on the chip, the bending strength is improved.

更に、本発明では、レーザ加工後に被加工物の裏面の研削を実施して被加工物を仕上げ厚みに薄化すると共に研削負荷によって部分的に個々のチップに分割できるため、低出力のレーザビームによりシールドトンネルを形成することができ、レーザ加工後に研削を実施しない場合に比べてチップの抗折強度が向上する。   Furthermore, in the present invention, the back surface of the workpiece is ground after laser processing to reduce the workpiece to a finished thickness and can be partially divided into individual chips by a grinding load. Thus, a shield tunnel can be formed, and the bending strength of the chip is improved as compared with the case where grinding is not performed after laser processing.

ウェーハの表面に保護テープを貼着する様子を示す斜視図である。It is a perspective view which shows a mode that a protective tape is stuck on the surface of a wafer. 保持ステップを示す断面図である。It is sectional drawing which shows a holding | maintenance step. レーザ加工ステップを示す断面図である。It is sectional drawing which shows a laser processing step. 図4(A)はシールドトンネルをウェーハの表面から途中まで形成した実施形態の断面図、図4(B)はシールドトンネルをウェーハの表面から裏面にわたって形成した実施形態の断面図である。4A is a cross-sectional view of an embodiment in which a shield tunnel is formed from the surface of the wafer to the middle, and FIG. 4B is a cross-sectional view of an embodiment in which the shield tunnel is formed from the surface of the wafer to the back surface. 研削ステップを示す一部断面側面図である。It is a partial cross section side view which shows a grinding step. 転写ステップを示す斜視図である。It is a perspective view which shows a transcription | transfer step. チップ間に間隔を形成する間隔形成ステップを示す断面図である。It is sectional drawing which shows the space | interval formation step which forms a space | interval between chips | tips.

以下、本発明の実施形態を図面を参照して詳細に説明する。図1は、リチウムナイオベート(LiNbO)ウェーハ11の表面11aに保護テープ17を貼着する様子を示す斜視図が示されている。リチウムナイオベートウェーハ(LNウェーハ又は単にウェーハと称することがある)11の表面11aには格子状に形成された複数の分割予定ライン13により区画された各領域にSAWフィルタ等のSAWデバイス15が形成されている。SAWデバイス15はアルミニウムやアルミニウム合金の薄膜で例えば周期2〜5μm程度の櫛歯電極として形成されている。 Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. FIG. 1 is a perspective view showing a state in which a protective tape 17 is attached to a surface 11a of a lithium niobate (LiNbO 3 ) wafer 11. A SAW device 15 such as a SAW filter is formed in each region partitioned by a plurality of division lines 13 formed in a lattice pattern on the surface 11a of a lithium niobate wafer (sometimes referred to as an LN wafer or simply a wafer) 11. Has been. The SAW device 15 is a thin film of aluminum or an aluminum alloy, and is formed as a comb electrode having a period of about 2 to 5 μm, for example.

LNウェーハ11の厚みは約350μmであり、本実施形態の加工方法では、LNウェーハ11の裏面11bを研削して厚み130μmの仕上げ厚みへと薄化する研削ステップを含んでいる。   The thickness of the LN wafer 11 is about 350 μm, and the processing method of this embodiment includes a grinding step of grinding the back surface 11 b of the LN wafer 11 to a final thickness of 130 μm.

本実施形態の加工方法では、被加工物としてLNウェーハを採用した例について説明するが、被加工物はこれに限定されるものではなく、リチウムタンタレートウェーハ(LiTaOウェーハ)、SiCウェーハ、サファイアウェーハ、GaNウェーハ、Siウェーハ、ガラスウェーハ等の他の被加工物も採用可能である。 In the processing method of the present embodiment, an example in which an LN wafer is employed as a workpiece will be described. However, the workpiece is not limited to this, and a lithium tantalate wafer (LiTaO 3 wafer), a SiC wafer, and sapphire Other workpieces such as wafers, GaN wafers, Si wafers, glass wafers and the like can also be employed.

LNウェーハ11の表面11aに保護テープ17を貼着した後、図2に示すように、レーザ加工装置のチャックテーブル10で保護テープ17を下側にしてLNウェーハ11を吸引保持し、LNウェーハ11の裏面11bを露出させる。   After the protective tape 17 is attached to the surface 11a of the LN wafer 11, as shown in FIG. 2, the LN wafer 11 is sucked and held by the chuck table 10 of the laser processing apparatus with the protective tape 17 facing down. The back surface 11b is exposed.

次いで、図3に示すように、集光レンズ12aを有する集光器12からLNウェーハ11に対して透過性を有する波長のパルスレーザビームLBを照射して、ウェーハ11の内部に複数のシールドトンネル19を形成するレーザ加工ステップを実施する。   Next, as shown in FIG. 3, a pulse laser beam LB having a wavelength having transparency is applied to the LN wafer 11 from the condenser 12 having the condenser lens 12 a, so that a plurality of shield tunnels are formed inside the wafer 11. A laser processing step for forming 19 is performed.

ウェーハ11の内部にシールドトンネル19を形成するレーザ加工ステップでは、集光レンズ12aの開口数(NA)を単結晶基板であるLNウェーハ11の屈折率で除した値を0.05〜0.35の範囲内に設定する。   In the laser processing step of forming the shield tunnel 19 inside the wafer 11, a value obtained by dividing the numerical aperture (NA) of the condenser lens 12a by the refractive index of the LN wafer 11 that is a single crystal substrate is 0.05 to 0.35. Set within the range.

リチウムナイオベートの屈折率は2.2であるから、集光レンズの12aの開口数(NA)を0.1〜0.7に設定するのが好ましい。例えば集光レンズ12aとして球面収差を有する集光レンズを使用する。   Since the refractive index of lithium niobate is 2.2, the numerical aperture (NA) of the condenser lens 12a is preferably set to 0.1 to 0.7. For example, a condenser lens having spherical aberration is used as the condenser lens 12a.

もしくは集光レンズの上流側や下流側にレンズを配設することで球面収差を生成するようにしてもよいし、レーザビーム自体が所定の拡がり角を持っているレーザビームをレーザビーム発振器から発振し、集光レンズで集光するようにしてもよい。   Alternatively, spherical aberration may be generated by disposing a lens upstream or downstream of the condenser lens, or a laser beam having a predetermined divergence angle is oscillated from a laser beam oscillator. However, the light may be condensed by a condenser lens.

従って、集光レンズで集光されたレーザビームに縦収差が生じた状態でウェーハにレーザビームを照射することにより、ウェーハ11の内部にシールドトンネル19を形成することができる。   Therefore, the shield tunnel 19 can be formed inside the wafer 11 by irradiating the wafer with the laser beam in a state where longitudinal aberration is generated in the laser beam collected by the condenser lens.

このレーザ加工ステップでは、所定の出力に制御されたパルスレーザビームLBの集光領域Pの上端部をウェーハ11の表面11aから仕上げ厚みt1+αの位置に位置付けて、パルスレーザビームLBをウェーハ11の裏面11b側から照射する。   In this laser processing step, the upper end portion of the condensing region P of the pulsed laser beam LB controlled to a predetermined output is positioned at the position of the finishing thickness t1 + α from the surface 11a of the wafer 11, and the pulsed laser beam LB is placed on the back surface of the wafer 11. Irradiate from the 11b side.

すると、集光領域Pの上端部が位置付けられた位置からウェーハの表面11aに向かってパルスレーザビームLBの進行に伴って瞬間的にシールドトンネル19が形成される。形成されたシールドトンネル19の上端部とその周囲は他の領域に比べて強度が低下しているため、後の研削ステップでこの領域を研削除去することで形成されるデバイスチップの抗折強度が向上する。   Then, the shield tunnel 19 is instantaneously formed with the progress of the pulse laser beam LB from the position where the upper end portion of the condensing region P is positioned toward the surface 11a of the wafer. Since the strength of the upper end portion of the shield tunnel 19 and the periphery thereof is lower than that of other regions, the bending strength of the device chip formed by grinding and removing this region in the subsequent grinding step is reduced. improves.

ここで、レーザビームLBの集光領域Pという用語をしているのは、集光レンズ12aが球面収差を有するため、集光レンズ12aを通過するレーザビームLBの半径方向位置によりレーザビームLBの集光される位置が集光レンズ12aの光軸方向に異なるためであり、集光領域Pはウェーハ11の厚み方向に延在する。   Here, the term “condensing region P of the laser beam LB” refers to the fact that the condensing lens 12a has spherical aberration, so that the position of the laser beam LB depends on the radial position of the laser beam LB passing through the condensing lens 12a. This is because the focused position differs in the optical axis direction of the condensing lens 12 a, and the condensing region P extends in the thickness direction of the wafer 11.

このように、集光領域Pをウェーハ11の内部に延在するようにパルスレーザビームLBをウェーハ11の裏面11b側から照射し、チャックテーブル10を矢印X軸方向に所定の加工送り速度で加工送りすることにより、ウェーハ11の内部に分割予定ライン13に沿ってウェーハ11の表面11aから仕上げ厚みt1+αの長さのシールドトンネル19を複数形成する。本実施形態では、仕上げ厚みt1を130μmに設定し、αは例えば10〜15μmに設定する。   In this manner, the pulse laser beam LB is irradiated from the back surface 11b side of the wafer 11 so as to extend the condensing region P inside the wafer 11, and the chuck table 10 is processed at a predetermined processing feed rate in the direction of the arrow X axis. By feeding, a plurality of shield tunnels 19 having a finish thickness t1 + α are formed from the surface 11a of the wafer 11 along the planned division line 13 inside the wafer 11. In this embodiment, the finishing thickness t1 is set to 130 μm, and α is set to 10 to 15 μm, for example.

シールドトンネル19は直径1μm程度の細孔と、この細孔をシールドする非晶質(アモルファス)とから形成される。照射するパルスレーザビームLBの繰り返し周波数を50kHzに設定し、加工送り速度を500mm/sに設定すると、ウェーハ11の分割予定ライン13に沿って10μmの間隔でシールドトンネル19が形成され、隣接する細孔間には一部クラックが生じた状態となる。   The shield tunnel 19 is formed of a pore having a diameter of about 1 μm and an amorphous material that shields the pore. When the repetition frequency of the irradiating pulse laser beam LB is set to 50 kHz and the processing feed rate is set to 500 mm / s, shield tunnels 19 are formed at intervals of 10 μm along the division line 13 of the wafer 11 and adjacent fine lines are formed. Some cracks are generated between the holes.

ウェーハ11の内部にシールドトンネル19を形成するレーザ加工ステップを、第1の方向に伸長する分割予定ラインに沿って次々と実施し、次いでチャックテーブル10を90°回転してから、第1の方向に直交する第2の方向に伸長する全ての分割予定ライン13に沿って実施する。   The laser processing step for forming the shield tunnel 19 inside the wafer 11 is performed one after another along the planned dividing line extending in the first direction, and then the chuck table 10 is rotated by 90 ° before the first direction. It carries out along all the division | segmentation planned lines 13 extended in the 2nd direction orthogonal to.

ウェーハ11の内部にシールドトンネル19を形成するレーザ加工ステップの加工条件は、例えば以下のように設定される。   The processing conditions of the laser processing step for forming the shield tunnel 19 inside the wafer 11 are set as follows, for example.

波長 :1064nm
平均出力 :0.2〜0.5W
繰り返し周波数 :20〜50kHz
パルス幅 :10ps
集光スポット径 :10μm
加工送り速度 :100〜600mm/s
Wavelength: 1064nm
Average output: 0.2-0.5W
Repetition frequency: 20-50 kHz
Pulse width: 10 ps
Condensing spot diameter: 10 μm
Processing feed rate: 100 to 600 mm / s

尚、被加工物としてガラスを採用した場合には、ガラスは元々非晶質であるため、レーザ加工ステップを実施すると細孔とこの細孔をシールドする非晶質の変質層からなるシールドトンネルが形成される。   When glass is used as the workpiece, the glass is originally amorphous. Therefore, when the laser processing step is performed, a shield tunnel comprising pores and an amorphous altered layer that shields the pores is formed. It is formed.

LNウェーハ11の内部に形成するシールドトンネル19は、図4(A)に示すように、仕上げ厚みt1+αの長さが望ましいが、レーザビームLBの出力を上げて、図4(B)に示すように、シールドトンネル19をウェーハ11の表面11aから裏面11bにわたり形成するようにしてもよい。この場合には、前記レーザ加工条件において、平均出力を2〜4Wに上げるのが好ましい。   As shown in FIG. 4A, the shield tunnel 19 formed inside the LN wafer 11 preferably has a finish thickness t1 + α. As shown in FIG. 4B, the output of the laser beam LB is increased. In addition, the shield tunnel 19 may be formed from the front surface 11 a to the back surface 11 b of the wafer 11. In this case, it is preferable to increase the average output to 2 to 4 W under the laser processing conditions.

シールドトンネルの厚み=仕上げ厚み+αにおいて、好ましくはαは10〜15μmに設定するが、この値以上でもよい。+αが小さいと分割されたデバイスチップの抗折強度が向上するが、αを大きくして、図4(B)に示すように、シールドトンネル19を表面11aから裏面11bにわたり形成するとLNウェーハ11の分割性が向上する。   In the thickness of shield tunnel = finished thickness + α, α is preferably set to 10 to 15 μm, but may be greater than this value. When + α is small, the bending strength of the divided device chip is improved. However, when α is increased and the shield tunnel 19 is formed from the front surface 11a to the back surface 11b as shown in FIG. Dividerability is improved.

ここで、デバイスチップの抗折強度を下げない加工条件で1パスのレーザビームの照射で形成できるシールドトンネルの厚み(長さ)は150μm程度であり、抗折強度を気にしなければ1パスで形成できるシールドトンネルの厚み(長さ)は250μm程度である。   Here, the thickness (length) of the shield tunnel that can be formed by one-pass laser beam irradiation under processing conditions that do not reduce the bending strength of the device chip is about 150 μm. The thickness (length) of the shield tunnel that can be formed is about 250 μm.

レーザ加工ステップを実施した後、ウェーハ11の裏面11bを研削してウェーハ11を仕上げ厚みtへと薄化すると共にウェーハ11を部分的に個々のチップへと分割する研削ステップを実施する。   After performing the laser processing step, the back surface 11b of the wafer 11 is ground to thin the wafer 11 to the finished thickness t, and the grinding step is performed to partially divide the wafer 11 into individual chips.

研削ステップでは、図6に示すように、研削装置のチャックテーブル14でウェーハ11の保護テープ17側を吸引保持し、ウェーハ11の裏面11bを露出させる。研削装置の研削ユニット16は、モータにより回転駆動されるスピンドル18と、スピンドル18の先端に固定されたホイールマウント20と、ホイールマウント20に図示しないボルトにより着脱可能に装着された研削ホイール22とを含む。研削ホイール22は、環状のホイール基台24と、ホイール基台24の下端外周部に固着された複数の研削砥石26とから構成される。   In the grinding step, as shown in FIG. 6, the protection tape 17 side of the wafer 11 is sucked and held by the chuck table 14 of the grinding apparatus, and the back surface 11 b of the wafer 11 is exposed. The grinding unit 16 of the grinding apparatus includes a spindle 18 that is rotationally driven by a motor, a wheel mount 20 that is fixed to the tip of the spindle 18, and a grinding wheel 22 that is detachably attached to the wheel mount 20 with bolts (not shown). Including. The grinding wheel 22 includes an annular wheel base 24 and a plurality of grinding wheels 26 fixed to the outer periphery of the lower end of the wheel base 24.

研削ステップでは、チャックテーブル14に保持されたウェーハ11に、図示しない研削送り機構を作動することにより研削ホイール22の研削砥石26を接触させ、所定の研削送り速度で研削ホイール22を研削送りしながらチャックテーブル14を矢印aで示す方向に例えば300rpmで回転しつつ、研削ホイール22を矢印bで示す方向に例えば1500〜2000rpmで回転して、LNウェーハ11の研削を実施する。   In the grinding step, the grinding wheel 26 of the grinding wheel 22 is brought into contact with the wafer 11 held on the chuck table 14 by operating a grinding feed mechanism (not shown), and the grinding wheel 22 is ground and fed at a predetermined grinding feed speed. The LN wafer 11 is ground by rotating the chuck table 14 in the direction indicated by the arrow a at 300 rpm, for example, and rotating the grinding wheel 22 in the direction indicated by the arrow b at 1500 to 2000 rpm, for example.

好ましくは、研削ステップは粗研削ステップと、粗研削ステップ実施後の仕上げ研削ステップの2段階で実施する。粗研削ステップでは、#1000のビトリファイドボンド研削砥石26を使用して、チャックテーブル14を300rpmで回転しつつ、研削ホイール22を2000rpmで回転しながら研削を実施する。   Preferably, the grinding step is performed in two stages: a rough grinding step and a finish grinding step after the rough grinding step. In the rough grinding step, grinding is performed using the # 1000 vitrified bond grinding wheel 26 while rotating the chuck table 14 at 300 rpm and rotating the grinding wheel 22 at 2000 rpm.

粗研削終了後の仕上げ研削ステップでは、#3000のビトリファイドボンド研削砥石26を使用して、チャックテーブル14を300rpmで回転しつつ、研削ホイール22を1500rpmで回転しながら研削を実施して、ウェーハ11を仕上げ厚みt1=50μmまで薄化する。   In the finishing grinding step after the rough grinding, the # 11 vitrified bond grinding wheel 26 is used to perform grinding while rotating the chuck table 14 at 300 rpm and the grinding wheel 22 at 1500 rpm. Is thinned to a finish thickness t1 = 50 μm.

粗研削ステップ及び仕上げ研削ステップからなる研削ステップ中に、ウェーハ11の裏面11bには常に所定の研削負荷が掛かるため、この研削負荷によりウェーハ11は分割予定ライン13に沿ってシールドトンネル19を破断起点に個々のデバイスチップに少なくとも部分的に分割される。   Since a predetermined grinding load is always applied to the back surface 11b of the wafer 11 during the grinding step including the rough grinding step and the finish grinding step, the wafer 11 causes the shield tunnel 19 to break along the dividing line 13 by this grinding load. Are at least partially divided into individual device chips.

尚、研削ステップでは、ウェーハ11が分割予定ライン13に沿ってシールドトンネル19を破断起点に個々のデバイスチップへと完全には分割されない場合もあるため、研削ステップ終了後のウェーハ11に外力を付与して、ウェーハ11を分割予定ライン13に沿って個々のチップへと完全に分割する分割ステップを実施するのが好ましい。   In the grinding step, the wafer 11 may not be completely divided into individual device chips along the scheduled division line 13 with the shield tunnel 19 as a starting point of breakage. Therefore, external force is applied to the wafer 11 after completion of the grinding step. Thus, it is preferable to carry out a dividing step of completely dividing the wafer 11 into individual chips along the scheduled dividing line 13.

研削ステップ終了後、図7に示すように、個々のデバイスチップに分割されたウェーハ11の裏面11bを、外周部が環状フレームFに装着されたエキスパンドテープTに貼着し、ウェーハ11の表面11aから保護テープ17を剥離する転写ステップを実施する。好ましくは、エキスパンドテープとして紫外線硬化型テープを採用する。   After completion of the grinding step, as shown in FIG. 7, the back surface 11b of the wafer 11 divided into individual device chips is attached to an expanding tape T having an outer peripheral portion attached to the annular frame F, and the surface 11a of the wafer 11 is attached. Then, a transfer step for peeling the protective tape 17 from is performed. Preferably, an ultraviolet curable tape is employed as the expanded tape.

転写ステップを実施した後、エキスパンドテープTを拡張してエキスパンドテープTに貼着されたウェーハ11を個々のデバイスチップ25に完全に分割すると共に、チップ間に間隔を形成する分割ステップを実施する。この分割ステップは、一例として図7に示すようなエキスパンド装置30を用いて実施する。   After performing the transfer step, the expanding tape T is expanded to completely divide the wafer 11 attached to the expanding tape T into individual device chips 25, and a dividing step for forming an interval between the chips. This dividing step is performed using an expanding apparatus 30 as shown in FIG. 7 as an example.

エキスパンド装置30は、環状フレームFを保持するフレーム保持手段32を備えている。フレーム保持手段32は、環状のフレーム保持部材34と、フレーム保持部材34の外周に配設された固定手段としての複数のクランプ36とから構成される。フレーム保持部材34の上面は環状フレームFを載置する載置面34aを形成しており、この載置面34a上に環状フレームFが載置される。   The expanding device 30 includes frame holding means 32 that holds the annular frame F. The frame holding means 32 includes an annular frame holding member 34 and a plurality of clamps 36 as fixing means disposed on the outer periphery of the frame holding member 34. An upper surface of the frame holding member 34 forms a placement surface 34a on which the annular frame F is placed, and the annular frame F is placed on the placement surface 34a.

そして、載置面34a上に載置された環状フレームFは、クランプ36によって保持部材34に固定される。この時、ウェーハ11が貼着されたエキスパンドテープTは拡張ドラム38の上端に当接する。   The annular frame F placed on the placement surface 34 a is fixed to the holding member 34 by the clamp 36. At this time, the expanded tape T to which the wafer 11 is attached contacts the upper end of the expansion drum 38.

拡張ドラム38の内部には保持テーブル46が配設されており、保持テーブル46の吸引保持部46aは吸引路48及び電磁切替弁50を介して吸引源52に選択的に接続されている。   A holding table 46 is disposed inside the expansion drum 38, and a suction holding portion 46 a of the holding table 46 is selectively connected to a suction source 52 via a suction path 48 and an electromagnetic switching valve 50.

拡張ドラム38の外側には環状のフレーム保持部材32を上下方向に移動する駆動手段40が配設されている。駆動手段40は複数のエアシリンダ42から構成されており、エアシリンダ42のピストンロッド44が保持部材34の下面に連結されている。   Driving means 40 for moving the annular frame holding member 32 in the vertical direction is disposed outside the expansion drum 38. The driving means 40 is composed of a plurality of air cylinders 42, and the piston rod 44 of the air cylinder 42 is connected to the lower surface of the holding member 34.

複数のエアシリンダ42から構成される駆動手段40は、環状のフレーム保持部材34をその載置面34aが拡張ドラム38の上端と略同一高さとなる基準位置と、拡張ドラム38の上端より所定量下方の拡張位置との間で上下方向に移動する。   The driving means 40 composed of a plurality of air cylinders 42 has an annular frame holding member 34 with a predetermined amount from the reference position where the mounting surface 34a is substantially flush with the upper end of the expansion drum 38 and the upper end of the expansion drum 38. Moves up and down between lower extended positions.

このように構成されたエキスパンド装置30を使用した分割ステップでは、ウェーハ11をエキスパンドテープTを介して支持した環状フレームFを、フレーム保持部材34の載置面34a上に載置し、クランプ36によってフレーム保持部材34に固定する。この時、フレーム保持部材34はその載置面34aが拡張ドラム38の上端と略同一高さとなる基準位置に位置付けられる。   In the dividing step using the expanding apparatus 30 configured as described above, the annular frame F that supports the wafer 11 via the expanding tape T is placed on the placing surface 34 a of the frame holding member 34, and is clamped by the clamp 36. Fix to the frame holding member 34. At this time, the frame holding member 34 is positioned at a reference position where the mounting surface 34 a is substantially at the same height as the upper end of the expansion drum 38.

次いで、エアシリンダ42を駆動してフレーム保持部材34を図7(B)に示す拡張位置に引き落とす。これにより、フレーム保持部材34の載置面34上に固定されている環状フレームFも引き落とされるため、環状フレームFに貼着されたエキスパンドテープTは拡張ドラム38の上端縁に当接して主に半径方向に拡張される。   Next, the air cylinder 42 is driven and the frame holding member 34 is pulled down to the extended position shown in FIG. As a result, the annular frame F fixed on the mounting surface 34 of the frame holding member 34 is also pulled down, so that the expanded tape T attached to the annular frame F abuts on the upper end edge of the expansion drum 38 and mainly. Expanded radially.

その結果、ウェーハ11は分割予定ライン13に沿って個々のデバイスチップ25に完全に分割されると共に、隣接するデバイスチップ25の間に間隔が形成される。エキスパンドテープTを拡張した後、電磁切替弁50を連通位置に切り換えて、保持テーブル46の吸引保持部46aに吸引源52の負圧を作用させて、ウェーハ11をチップ25間に間隔が形成された状態で保持する。   As a result, the wafer 11 is completely divided into the individual device chips 25 along the division line 13 and a space is formed between the adjacent device chips 25. After expanding the expanded tape T, the electromagnetic switching valve 50 is switched to the communication position, and the negative pressure of the suction source 52 is applied to the suction holding portion 46a of the holding table 46, so that a gap is formed between the wafer 11 and the chip 25. Hold in the state.

分割ステップ実施後、保持テーブル46でエキスパンドテープTを吸引保持した状態でエキスパンドテープTに紫外線を照射して、エキスパンドテープTの貼着力を低下させた後、ピックアップ装置でデバイスチップ25をエキスパンドテープTからピックアップする。   After performing the dividing step, the expanding tape T is sucked and held by the holding table 46, and the expanding tape T is irradiated with ultraviolet rays to reduce the adhesive force of the expanding tape T, and then the device chip 25 is attached to the expanding tape T by the pickup device. Pick up from.

上述した実施形態によると、レーザ加工後にウェーハ11の裏面研削を実施するため、研削負荷によってウェーハ11が個々のチップに少なくとも部分的に分割される。よって、研削を実施しない場合に比べて低出力のレーザ加工でもチップへと分割し得るため、レーザ加工後に研削を実施しない場合に比べてデバイスチップの抗折強度が向上する。更に、シールドトンネルの上端部分は研削によって除去されてチップに残存しないため、デバイスチップの抗折強度が向上する。   According to the above-described embodiment, in order to perform back surface grinding of the wafer 11 after laser processing, the wafer 11 is at least partially divided into individual chips by a grinding load. Therefore, since it can be divided into chips even with low-power laser processing as compared with the case where grinding is not performed, the bending strength of the device chip is improved as compared with the case where grinding is not performed after laser processing. Furthermore, since the upper end portion of the shield tunnel is removed by grinding and does not remain on the chip, the bending strength of the device chip is improved.

11 リチウムナイオベートウェーハ(LNウェーハ)
12 集光器
12a 集光レンズ
13 分割予定ライン
15 SAWデバイス
16 研削ユニット
17 保護テープ
19 シールドトンネル
21 細孔
22 研削ホイール
23 非晶質
25 デバイスチップ
26 研削砥石
30 エキスパンド装置
34 保持部材
38 拡張ドラム
11 Lithium niobate wafer (LN wafer)
12 Condenser 12a Condenser Lens 13 Scheduled Divided Line 15 SAW Device 16 Grinding Unit 17 Protective Tape 19 Shield Tunnel 21 Pore 22 Grinding Wheel 23 Amorphous 25 Device Chip 26 Grinding Wheel 30 Expanding Device 34 Holding Member 38 Expansion Drum

Claims (3)

交差する複数の分割予定ラインが表面に設定された被加工物の加工方法であって、
被加工物の表面側をチャックテーブルで保持する保持ステップと、
該チャックテーブルに保持された被加工物に対して透過性を有する波長のパルスレーザビームを被加工物の裏面側から照射して、被加工物の表面側から被加工物の仕上げ厚み以上に至る細孔と該細孔を囲繞する非晶質又は変質層とからなるシールドトンネルを複数形成するレーザ加工ステップと、
該レーザ加工ステップを実施した後、被加工物の裏面を研削して該仕上げ厚みへと被加工物を薄化する研削ステップと、
を備えたことを特徴とする被加工物の加工方法。
A workpiece processing method in which a plurality of intersecting division lines are set on the surface,
A holding step for holding the surface side of the workpiece with a chuck table;
A pulsed laser beam having a wavelength that is transmissive to the workpiece held on the chuck table is irradiated from the back side of the workpiece, and reaches the finished thickness of the workpiece from the surface side of the workpiece. A laser processing step of forming a plurality of shield tunnels composed of pores and an amorphous or altered layer surrounding the pores;
After performing the laser processing step, a grinding step of grinding the back surface of the workpiece to thin the workpiece to the finished thickness;
A method for processing a workpiece, comprising:
該レーザ加工ステップで形成される前記シールドトンネルは、被加工物の該表面から該裏面に至る請求項1記載の被加工物の加工方法。   The workpiece processing method according to claim 1, wherein the shield tunnel formed in the laser processing step extends from the front surface to the back surface of the workpiece. 該研削ステップを実施した後、被加工物に外力を付与して被加工物を個々のチップに分割する分割ステップを更に備えた請求項1又は2記載の被加工物の加工方法。   The method of processing a workpiece according to claim 1, further comprising a dividing step of dividing the workpiece into individual chips by applying an external force to the workpiece after performing the grinding step.
JP2017122264A 2017-06-22 2017-06-22 Processing method of work piece Active JP6906845B2 (en)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2017122264A JP6906845B2 (en) 2017-06-22 2017-06-22 Processing method of work piece
TW107115377A TWI757482B (en) 2017-06-22 2018-05-07 Processing method of workpiece
CN201810578439.0A CN109119336B (en) 2017-06-22 2018-06-07 Method for processing object to be processed
KR1020180070321A KR102518004B1 (en) 2017-06-22 2018-06-19 Method for processing a workpiece

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2017122264A JP6906845B2 (en) 2017-06-22 2017-06-22 Processing method of work piece

Publications (2)

Publication Number Publication Date
JP2019009218A true JP2019009218A (en) 2019-01-17
JP6906845B2 JP6906845B2 (en) 2021-07-21

Family

ID=64821896

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017122264A Active JP6906845B2 (en) 2017-06-22 2017-06-22 Processing method of work piece

Country Status (4)

Country Link
JP (1) JP6906845B2 (en)
KR (1) KR102518004B1 (en)
CN (1) CN109119336B (en)
TW (1) TWI757482B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020132476A (en) * 2019-02-20 2020-08-31 株式会社ディスコ Method of manufacturing at least one of chip and frame body

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014225562A (en) * 2013-05-16 2014-12-04 株式会社ディスコ Optical device wafer processing method
JP2016171214A (en) * 2015-03-12 2016-09-23 株式会社ディスコ Processing method of single crystal substrate
JP2017073443A (en) * 2015-10-06 2017-04-13 株式会社ディスコ Processing method of optical device wafer

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001332949A (en) 2000-05-19 2001-11-30 Toshiba Corp Method for manufacturing surface acoustic wave element
JP6151557B2 (en) 2013-05-13 2017-06-21 株式会社ディスコ Laser processing method
US8883614B1 (en) * 2013-05-22 2014-11-11 Applied Materials, Inc. Wafer dicing with wide kerf by laser scribing and plasma etching hybrid approach
US9299614B2 (en) * 2013-12-10 2016-03-29 Applied Materials, Inc. Method and carrier for dicing a wafer
JP6230422B2 (en) * 2014-01-15 2017-11-15 株式会社ディスコ Wafer processing method
JP6324796B2 (en) * 2014-04-21 2018-05-16 株式会社ディスコ Single crystal substrate processing method
JP6328485B2 (en) * 2014-05-13 2018-05-23 株式会社ディスコ Wafer processing method
JP6300763B2 (en) * 2015-08-03 2018-03-28 株式会社ディスコ Workpiece processing method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2014225562A (en) * 2013-05-16 2014-12-04 株式会社ディスコ Optical device wafer processing method
JP2016171214A (en) * 2015-03-12 2016-09-23 株式会社ディスコ Processing method of single crystal substrate
JP2017073443A (en) * 2015-10-06 2017-04-13 株式会社ディスコ Processing method of optical device wafer

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020132476A (en) * 2019-02-20 2020-08-31 株式会社ディスコ Method of manufacturing at least one of chip and frame body
JP7218056B2 (en) 2019-02-20 2023-02-06 株式会社ディスコ Method for manufacturing at least one of chip and frame

Also Published As

Publication number Publication date
TW201907456A (en) 2019-02-16
TWI757482B (en) 2022-03-11
JP6906845B2 (en) 2021-07-21
CN109119336B (en) 2024-02-09
KR20190000308A (en) 2019-01-02
KR102518004B1 (en) 2023-04-04
CN109119336A (en) 2019-01-01

Similar Documents

Publication Publication Date Title
JP5134928B2 (en) Workpiece grinding method
JP4398686B2 (en) Wafer processing method
JP5595716B2 (en) Processing method of optical device wafer
JP5645593B2 (en) Wafer division method
JP2006108532A (en) Method of grinding wafer
CN107591361B (en) Method for manufacturing semiconductor device chip
KR102313271B1 (en) Wafer processing method
JP6605278B2 (en) Laser processing method
KR102163442B1 (en) Method of machining single crystal substrate
JP6495056B2 (en) Single crystal substrate processing method
JP2011003757A (en) Method of dividing wafer
JP2020035873A (en) SiC SUBSTRATE PROCESSING METHOD
JP2016171214A (en) Processing method of single crystal substrate
JP6045361B2 (en) Wafer processing method
TW201707069A (en) Method of processing single-crystal substrate
JP6029347B2 (en) Wafer processing method
KR102518004B1 (en) Method for processing a workpiece
JP6970554B2 (en) Processing method
JP2011114018A (en) Method of manufacturing optical device
JP6576211B2 (en) Wafer processing method
JP6576782B2 (en) Wafer processing method
JP2017041604A (en) Processing method for optical device wafer
JP6529414B2 (en) Wafer processing method
JP6608746B2 (en) Wafer processing method
JP2017183401A (en) Processing method for wafer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200406

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210208

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210216

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210402

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210629

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210629

R150 Certificate of patent or registration of utility model

Ref document number: 6906845

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150