JP2018020549A5 - - Google Patents

Download PDF

Info

Publication number
JP2018020549A5
JP2018020549A5 JP2017077656A JP2017077656A JP2018020549A5 JP 2018020549 A5 JP2018020549 A5 JP 2018020549A5 JP 2017077656 A JP2017077656 A JP 2017077656A JP 2017077656 A JP2017077656 A JP 2017077656A JP 2018020549 A5 JP2018020549 A5 JP 2018020549A5
Authority
JP
Japan
Prior art keywords
power
storage device
instruction
electronic device
instructed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017077656A
Other languages
English (en)
Japanese (ja)
Other versions
JP6849513B2 (ja
JP2018020549A (ja
Filing date
Publication date
Application filed filed Critical
Priority to US15/654,443 priority Critical patent/US10181340B2/en
Publication of JP2018020549A publication Critical patent/JP2018020549A/ja
Publication of JP2018020549A5 publication Critical patent/JP2018020549A5/ja
Application granted granted Critical
Publication of JP6849513B2 publication Critical patent/JP6849513B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2017077656A 2016-07-25 2017-04-10 電子機器及び電子機器の制御方法 Expired - Fee Related JP6849513B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/654,443 US10181340B2 (en) 2016-07-25 2017-07-19 Electronic device and control method with instruction units based on a number of power supply off operations

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2016145623 2016-07-25
JP2016145623 2016-07-25

Publications (3)

Publication Number Publication Date
JP2018020549A JP2018020549A (ja) 2018-02-08
JP2018020549A5 true JP2018020549A5 (enExample) 2020-05-07
JP6849513B2 JP6849513B2 (ja) 2021-03-24

Family

ID=61164992

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017077656A Expired - Fee Related JP6849513B2 (ja) 2016-07-25 2017-04-10 電子機器及び電子機器の制御方法

Country Status (1)

Country Link
JP (1) JP6849513B2 (enExample)

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2004110922A (ja) * 2002-09-18 2004-04-08 Ricoh Co Ltd 記憶装置の制御方法
JP4371739B2 (ja) * 2003-09-02 2009-11-25 株式会社東芝 シリアルａｔａインタフェースを持つ電子機器及びシリアルａｔａバスのパワーセーブ方法
JP2005186426A (ja) * 2003-12-25 2005-07-14 Fuji Xerox Co Ltd 画像形成装置の制御方法および画像形成装置
KR20150009295A (ko) * 2013-07-16 2015-01-26 삼성전자주식회사 불휘발성 메모리 장치 및 그것의 슬리프 상태 제어 방법

Similar Documents

Publication Publication Date Title
JP2015537400A5 (enExample)
KR101406493B1 (ko) 플래쉬 메모리를 구비한 컴퓨터 및 플래쉬 메모리의구동방법
WO2016126337A3 (en) Solid state drive with self-refresh power-saving mode
TW200616148A (en) Method for programming charge store memory cell and integrated circuit
JP2012113810A5 (enExample)
JP2012104110A5 (enExample)
JP2003196988A5 (enExample)
US9424174B2 (en) Control apparatus and method for controlling a memory having a plurality of banks
CN107329902B (zh) 数据储存装置以及快闪存储器控制方法
WO2017034852A1 (en) Automatic switch to single spi mode when entering udpd
JP2009151865A5 (enExample)
JP2007275393A5 (enExample)
CN104795109A (zh) 动态随机存取存储器与选择性地执行刷新操作的方法
JP2016033842A5 (enExample)
JP2005243381A5 (enExample)
JP2015227037A5 (enExample)
JP2018022440A5 (enExample)
JP2003187593A5 (enExample)
WO2017122332A1 (ja) プログラマブルロジックコントローラ
JP2018120376A5 (enExample)
JP2018015914A5 (enExample)
WO2015008795A1 (ja) メモリ制御回路およびプロセッサ
JP2012040257A5 (enExample)
JP2013014082A5 (enExample)
JP2007328640A5 (enExample)