JP2017535800A5 - - Google Patents

Download PDF

Info

Publication number
JP2017535800A5
JP2017535800A5 JP2017508967A JP2017508967A JP2017535800A5 JP 2017535800 A5 JP2017535800 A5 JP 2017535800A5 JP 2017508967 A JP2017508967 A JP 2017508967A JP 2017508967 A JP2017508967 A JP 2017508967A JP 2017535800 A5 JP2017535800 A5 JP 2017535800A5
Authority
JP
Japan
Prior art keywords
audio
data
bus
pipe
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2017508967A
Other languages
English (en)
Japanese (ja)
Other versions
JP2017535800A (ja
Filing date
Publication date
Priority claimed from US14/842,451 external-priority patent/US20160062729A1/en
Application filed filed Critical
Publication of JP2017535800A publication Critical patent/JP2017535800A/ja
Publication of JP2017535800A5 publication Critical patent/JP2017535800A5/ja
Pending legal-status Critical Current

Links

JP2017508967A 2014-09-03 2015-09-02 シリアル低電力チップ間メディアバス(SLIMbus)システムにおけるマルチチャネルオーディオ通信 Pending JP2017535800A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201462045235P 2014-09-03 2014-09-03
US62/045,235 2014-09-03
US14/842,451 2015-09-01
US14/842,451 US20160062729A1 (en) 2014-09-03 2015-09-01 Multi-channel audio communication in a serial low-power inter-chip media bus (slimbus) system
PCT/US2015/048111 WO2016036837A1 (en) 2014-09-03 2015-09-02 Multi-channel audio communication in a serial low-power inter-chip media bus (slimbus) system

Publications (2)

Publication Number Publication Date
JP2017535800A JP2017535800A (ja) 2017-11-30
JP2017535800A5 true JP2017535800A5 (enExample) 2018-09-20

Family

ID=55402562

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2017508967A Pending JP2017535800A (ja) 2014-09-03 2015-09-02 シリアル低電力チップ間メディアバス(SLIMbus)システムにおけるマルチチャネルオーディオ通信

Country Status (10)

Country Link
US (1) US20160062729A1 (enExample)
EP (1) EP3189442B1 (enExample)
JP (1) JP2017535800A (enExample)
KR (1) KR20170046674A (enExample)
CN (1) CN106663074A (enExample)
AU (1) AU2015312023A1 (enExample)
BR (1) BR112017004269A2 (enExample)
ES (1) ES2706307T3 (enExample)
HU (1) HUE041527T2 (enExample)
WO (1) WO2016036837A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20190005974A1 (en) * 2017-06-28 2019-01-03 Qualcomm Incorporated Alignment of bi-directional multi-stream multi-rate i2s audio transmitted between integrated circuits
WO2021221631A1 (en) * 2020-04-29 2021-11-04 Hewlett-Packard Development Company, L.P. Modification of audio signals based on ambient noise collected by speakers
CN113724715B (zh) * 2020-05-25 2025-03-07 上海山景集成电路股份有限公司 音频编码译码标准芯片单元及多通道音频编码译码器芯片
CN113986130B (zh) * 2021-10-27 2024-01-26 成都旋极历通信息技术有限公司 一种大容量高速多通道数据回放设备及方法
CN118538252A (zh) * 2023-02-22 2024-08-23 华为技术有限公司 一种音频播放系统、方法和电子设备
CN117850735B (zh) * 2024-03-08 2024-05-07 湖北芯擎科技有限公司 一种音频通道接口扩展传输系统及方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761537A (en) * 1995-09-29 1998-06-02 Intel Corporation Method and apparatus for integrating three dimensional sound into a computer system having a stereo audio circuit
US20040001704A1 (en) * 2002-06-27 2004-01-01 Chan Ming Hong Slide show with audio
US20040047359A1 (en) * 2002-09-06 2004-03-11 Jacobs William E. Adapting a computer bus to carry telephony data
JP4264814B2 (ja) * 2003-07-11 2009-05-20 ソニー株式会社 情報処理装置
US7865255B2 (en) * 2004-03-31 2011-01-04 Mstar Semiconductor, Inc. Audio buffering system and method of buffering audio in a multimedia receiver
US20070011364A1 (en) * 2005-07-05 2007-01-11 Arm Limited Direct memory access controller supporting non-contiguous addressing and data reformatting
US8055816B2 (en) * 2009-04-09 2011-11-08 Micron Technology, Inc. Memory controllers, memory systems, solid state drives and methods for processing a number of commands
JP5375650B2 (ja) * 2010-02-15 2013-12-25 日本電気株式会社 マルチコアシステム、マルチコアシステムの制御方法及びプログラム
US9065674B2 (en) * 2011-04-29 2015-06-23 Qualcomm Incorporated Multiple slimbus controllers for slimbus components
EP2544096B1 (en) * 2011-07-06 2014-12-03 GN Netcom A/S Apparatus and method of Universal Serial Bus, USB, communication
CN103064808A (zh) * 2011-10-24 2013-04-24 北京强度环境研究所 优先级可调多通道dma控制器
US9929972B2 (en) * 2011-12-16 2018-03-27 Qualcomm Incorporated System and method of sending data via a plurality of data lines on a bus

Similar Documents

Publication Publication Date Title
JP2017535800A5 (enExample)
JP2016515266A5 (enExample)
GB2492672A (en) Reducing latency in serializer-deserializer links
ATE471545T1 (de) Gateway zum datentransfer zwischen seriellen bussen
WO2012068449A8 (en) Control node for a processing cluster
US8838869B1 (en) Multi-protocol data bus interface
JP6173340B2 (ja) バス上の複数のデータ線を介してデータを送るシステムおよび方法
WO2012038829A3 (en) Low latency first-in-first-out (fifo) buffer
JP2010176839A5 (enExample)
MX2015017982A (es) Modulo y metodo de adquisicion de datos, unidad de procesamiento de datos, excitador y dispositivo de pantalla.
TW200943845A (en) Apparatus and methods for processing signals
JP2012044708A5 (enExample)
EP2234417A3 (en) Audio mixer
WO2013181603A3 (en) Inter-chip memory interface structure
BR112017004269A2 (pt) comunicação de áudio multicanal em um sistema de barramento de mídia inter-chip de baixa potência serial (slimbus)
MX351687B (es) Método y descodificador para codificación de objeto de audio especial de multi-instancias que emplea un concepto paramétrico para casos de mezcla descendente/mezcla ascendente de multicanal.
CN104408014A (zh) 一种计算系统之间处理单元互连的系统及方法
EP1993025A3 (en) Delay judgment systems and methods
EP3688532A4 (en) SYSTEM AND METHOD FOR REPRESENTING AND USING A SINGLE LOGIC CONNECTION WITH A COLLECTION OF INPUT / OUTPUT (I / O) MODULES AS MULTIPLE INDIVIDUAL LOGIC CONNECTIONS
WO2016039972A3 (en) Tunneling within a network-on-chip topology
JP2009278619A5 (enExample)
JP2015159535A5 (enExample)
WO2012009150A3 (en) Direct memory access engine physical memory descriptors for multi-media demultiplexing operations
JP2011151786A5 (enExample)
JP2006520956A5 (enExample)