JP2011151786A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2011151786A5 JP2011151786A5 JP2010264296A JP2010264296A JP2011151786A5 JP 2011151786 A5 JP2011151786 A5 JP 2011151786A5 JP 2010264296 A JP2010264296 A JP 2010264296A JP 2010264296 A JP2010264296 A JP 2010264296A JP 2011151786 A5 JP2011151786 A5 JP 2011151786A5
- Authority
- JP
- Japan
- Prior art keywords
- control signal
- data processing
- data
- processing apparatus
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims 1
- 230000003139 buffering effect Effects 0.000 claims 1
- 238000000034 method Methods 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010264296A JP5753372B2 (ja) | 2009-12-22 | 2010-11-26 | データ処理装置およびその制御方法 |
| US12/968,694 US9071504B2 (en) | 2009-12-22 | 2010-12-15 | Data processing apparatus and method of controlling the same |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009291398 | 2009-12-22 | ||
| JP2009291398 | 2009-12-22 | ||
| JP2010264296A JP5753372B2 (ja) | 2009-12-22 | 2010-11-26 | データ処理装置およびその制御方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2011151786A JP2011151786A (ja) | 2011-08-04 |
| JP2011151786A5 true JP2011151786A5 (enExample) | 2014-01-16 |
| JP5753372B2 JP5753372B2 (ja) | 2015-07-22 |
Family
ID=44151005
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010264296A Active JP5753372B2 (ja) | 2009-12-22 | 2010-11-26 | データ処理装置およびその制御方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US9071504B2 (enExample) |
| JP (1) | JP5753372B2 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8812727B1 (en) | 2011-06-23 | 2014-08-19 | Amazon Technologies, Inc. | System and method for distributed load balancing with distributed direct server return |
| WO2015194072A1 (ja) * | 2014-06-18 | 2015-12-23 | 日本電気株式会社 | 中継装置、通信装置、管理装置、中継方法および中継プログラム |
| CN111684769B (zh) * | 2017-11-06 | 2023-03-24 | 思想系统公司 | 包括基于表的动作的匹配处理单元的网络系统 |
| EP3756088B1 (en) | 2018-02-22 | 2025-09-10 | Pensando Systems Inc. | Programmable computer io device interface |
| US11134030B2 (en) * | 2019-08-16 | 2021-09-28 | Intel Corporation | Device, system and method for coupling a network-on-chip with PHY circuitry |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU665521B2 (en) * | 1990-10-03 | 1996-01-11 | Thinking Machines Corporation | Parallel computer system |
| TW357521B (en) * | 1996-12-26 | 1999-05-01 | Dsc Telecom Lp | Data transfer system and method for distributed digital cross-connect system |
| US6570872B1 (en) * | 1999-04-06 | 2003-05-27 | Nortel Networks Limited | Self-configuring distributed switch |
| US6693914B1 (en) * | 1999-10-01 | 2004-02-17 | Stmicroelectronics, Inc. | Arbitration mechanism for packet transmission |
| US7266122B1 (en) * | 2002-11-27 | 2007-09-04 | Genband Inc. | System and method for allocating bandwidth in a communications environment |
| JP4199994B2 (ja) * | 2002-12-09 | 2008-12-24 | 株式会社日立製作所 | 信号通信装置および信号通信方式 |
| KR100493096B1 (ko) * | 2003-05-07 | 2005-06-02 | 삼성전자주식회사 | 고속 광 라우팅 장치 및 그 방법 |
| JP4365672B2 (ja) * | 2003-12-04 | 2009-11-18 | 株式会社日立製作所 | パケット通信ノード装置 |
| KR20040052921A (ko) * | 2004-05-17 | 2004-06-23 | 김기천 | 분산 트래픽 제어를 위한 클록 동기화 장치 |
| JP4332079B2 (ja) * | 2004-07-01 | 2009-09-16 | 株式会社日立製作所 | モジュール型パケット通信ノード装置 |
| JP4373322B2 (ja) * | 2004-12-22 | 2009-11-25 | 日本電信電話株式会社 | データ転送ネットワークおよびネットワーク制御装置 |
| EP1875683B1 (en) * | 2005-04-21 | 2011-09-07 | Koninklijke Philips Electronics N.V. | Integrated circuit with data communication network and ic design method |
| US7599289B2 (en) * | 2005-05-13 | 2009-10-06 | Lockheed Martin Corporation | Electronic communication control |
| US8249067B2 (en) * | 2008-02-27 | 2012-08-21 | Broadcom Corporation | Separation of fabric and packet processing source in a system |
-
2010
- 2010-11-26 JP JP2010264296A patent/JP5753372B2/ja active Active
- 2010-12-15 US US12/968,694 patent/US9071504B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2016518750A5 (enExample) | ||
| JP2011151786A5 (enExample) | ||
| WO2007149743A3 (en) | Token based flow control for data communication | |
| JP2016515266A5 (enExample) | ||
| WO2011106228A3 (en) | Video frame synchronization | |
| JP2012181916A5 (enExample) | ||
| WO2007082097A3 (en) | Method and system for protocol offload and direct i/o with i/o sharing in a virtualized network environment | |
| WO2007112166A3 (en) | System and method for re-routing signals between memory system components | |
| WO2017200820A3 (en) | Apparatuses and methods for performing intra-module databus inversion operations | |
| WO2004095286A3 (en) | Method and apparatus for shared multi-bank memory in a packet switching system | |
| JP2014528628A5 (enExample) | ||
| WO2013000851A3 (en) | Apparatus and method for use in a spacewire-based network | |
| WO2014062543A3 (en) | Memory rank and odt configuration in a memory system | |
| ATE527789T1 (de) | Netzwerkcharakterisierung | |
| WO2008111173A1 (ja) | 通信経路制御方法、通信装置及び通信システム | |
| WO2012038829A3 (en) | Low latency first-in-first-out (fifo) buffer | |
| WO2010016889A3 (en) | Flexible and expandable memory architectures | |
| WO2009113106A3 (en) | Network communication | |
| WO2009107089A3 (en) | Apparatus and method for shared buffering between switch ports | |
| WO2013085606A3 (en) | Contention-free memory arrangement | |
| WO2013006672A3 (en) | Programmable patch architecture for rom | |
| JP2017535800A5 (enExample) | ||
| EP2085885A4 (en) | MULTI-PROCESSOR SYSTEM, ITS CONTROL METHOD AND INFORMATION RECORDING MEDIUM | |
| JP5438041B2 (ja) | デュアルポートを有するイーサネットシステムのスイッチング装置 | |
| WO2008129900A1 (ja) | アレイプロセッサ型データ処理装置 |