JP2017515239A - ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 - Google Patents
ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 Download PDFInfo
- Publication number
- JP2017515239A JP2017515239A JP2016566636A JP2016566636A JP2017515239A JP 2017515239 A JP2017515239 A JP 2017515239A JP 2016566636 A JP2016566636 A JP 2016566636A JP 2016566636 A JP2016566636 A JP 2016566636A JP 2017515239 A JP2017515239 A JP 2017515239A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- die
- state information
- hmc
- information
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims description 15
- 238000004891 communication Methods 0.000 claims description 7
- 230000004044 response Effects 0.000 claims description 6
- 230000000977 initiatory effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 230000005055 memory storage Effects 0.000 description 6
- 238000003860 storage Methods 0.000 description 6
- 238000013459 approach Methods 0.000 description 5
- 208000018721 fetal lung interstitial tumor Diseases 0.000 description 5
- 101100498818 Arabidopsis thaliana DDR4 gene Proteins 0.000 description 4
- 230000007246 mechanism Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000012545 processing Methods 0.000 description 3
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 230000008901 benefit Effects 0.000 description 2
- 238000012790 confirmation Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 238000001693 membrane extraction with a sorbent interface Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000006399 behavior Effects 0.000 description 1
- 230000002457 bidirectional effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000013479 data entry Methods 0.000 description 1
- 238000013523 data management Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000007717 exclusion Effects 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
- G06F12/0815—Cache consistency protocols
- G06F12/0817—Cache consistency protocols using directory methods
- G06F12/0828—Cache consistency protocols using directory methods with concurrent directory accessing, i.e. handling multiple concurrent coherency transactions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
- G06F13/1652—Handling requests for interconnection or transfer for access to memory bus based on arbitration in a multiprocessor architecture
- G06F13/1663—Access to shared memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/025—Geometric lay-out considerations of storage- and peripheral-blocks in a semiconductor storage device
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/10—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers
- H01L25/105—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices having separate containers the devices being of a type provided for in group H01L27/00
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/62—Details of cache specific to multiprocessor cache arrangements
- G06F2212/622—State-only directory, i.e. not recording identity of sharing or owning nodes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Mathematical Physics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Multi Processors (AREA)
Abstract
Description
米国出願は、その全体を参照することによってその内容が組み込まれる、2014年5月8日に出願された米国仮特許出願第61/990,207号の優先権の利益を主張する。
Claims (27)
- コンピューティングシステムであって、
複数のホストプロセッサと、
前記ホストプロセッサに対する分散共有メモリとして構成された複数のハイブリッドメモリキューブ(HMC)デバイスと
を備え、HMCデバイスは、
第2のメモリダイの上端に配置された少なくとも第1のメモリダイを含む複数の集積回路メモリダイであって、前記メモリダイのメモリの少なくとも一部は、メモリコヒーレンスディレクトリの少なくとも一部を含むようにマッピングされる、前記複数の集積回路メモリダイと、
少なくとも1つの第2のデバイスによる前記複数のメモリダイのメモリへの三次元(3D)アクセスを管理するように構成された少なくとも1つのメモリコントローラ、及び前記複数のメモリダイの前記メモリに記憶されたデータに対するメモリコヒーレンスプロトコルを実装するように構成された論理回路を含む論理ベースダイと
を含む、前記システム。 - 前記メモリダイのメモリは、コンピューティングシステムに対する共有メモリとしてマッピングされ、HMCデバイスの前記論理回路は、入力/出力(I/O)プロトコルを使用して前記ホストプロセッサと前記共有メモリとの間の情報の通信を管理し、及び前記メモリコヒーレンスプロトコルを前記I/Oプロトコルの一部として実装するように構成される、請求項1に記載のシステム。
- HMCデバイスの前記論理回路は、パケット化情報を前記メモリダイにアクセスするために使用されるI/Oプロトコルの一部として通信し、及び前記パケット化情報とともにメモリコヒーレンス状態情報を含むように構成される、請求項1に記載のシステム。
- HMCデバイスの前記論理回路は、アドレス情報を前記パケット化情報の一部として通信し、及び前記アドレス情報とともにメモリコヒーレンス状態情報を含むように構成される、請求項3に記載のシステム。
- HMCデバイスの前記論理回路は、前記メモリダイのメモリのワードに対する修正状態情報、共有状態情報、及び無効状態情報を判定し、ならびに前記メモリダイのメモリの前記ワードと関連付けて前記状態情報を記憶するように構成される、請求項1に記載のシステム。
- HMCデバイスの前記論理回路は、前記メモリダイのメモリのワードに対する排他状態情報及び所有権状態情報のうちの少なくとも一方を判定し、ならびに共有メモリデータの前記ワードと関連付けて前記状態情報を記憶するように構成される、請求項1に記載のシステム。
- ハブHMCデバイスとして構成された少なくとも1つのHMCデバイスを備え、前記ハブHMCデバイスの論理回路は、ルーティング情報をパケット化メッセージに追加し、受信HMCデバイスの前記論理回路は、メモリコヒーレンス状態情報を判定するためのソース情報を使用する、請求項1に記載のシステム。
- 前記HMCデバイスの前記論理回路は、メモリワードへの排他アクセスに対する要求を受信すると、前記メモリワードの所有権で前記HMCデバイスからプロセッサへの要求パケットを開始するように構成される、請求項1に記載のシステム。
- HMCの前記論理ベースダイの前記メモリコントローラは、少なくとも1つのプロセッサ及び別のHMCデバイスによる前記メモリダイのメモリへの3Dアクセスを管理するように構成される、請求項1に記載のシステム。
- HMCデバイスの前記メモリダイは、複数のボールトとして配置されたメモリを含み、前記論理ベースダイは、前記メモリダイのボールトごとにメモリコントローラを含む、請求項1に記載のシステム。
- 前記複数のホストプロセッサの前記プロセッサは、システムオンチップ(SoC)プロセッサである、請求項1〜10のいずれか一項に記載のシステム。
- ハイブリッドメモリキューブ(HMC)デバイスであって、
第2のメモリダイの上端に配置された少なくとも第1のメモリダイを含む複数の集積回路メモリダイであって、前記メモリダイの前記メモリの少なくとも一部は、メモリコヒーレンスディレクトリの少なくとも一部を含むようにマッピングされる、前記複数の集積回路メモリダイと、
少なくとも1つの第2のデバイスによる前記複数のメモリダイのメモリへの三次元(3D)アクセスを管理するように構成された少なくとも1つのメモリコントローラ、及び前記複数のメモリダイの前記メモリに記憶されたデータに対するメモリコヒーレンスプロトコルを実装するように構成された論理回路を含む論理ベースダイと
を含む、前記HMCデバイス。 - 前記論理ベースダイの前記論理回路は、前記メモリコヒーレンスプロトコルを前記メモリダイにアクセスするために使用される入力/出力(I/O)プロトコルの一部として実装するように構成される、請求項12に記載のHMCデバイス。
- 前記論理ベースダイの前記論理回路は、アドレス情報を前記I/Oプロトコルの一部として通信し、及び前記アドレス情報とともにメモリコヒーレンス状態情報を含むように構成される、請求項12に記載のHMCデバイス。
- 前記論理ベースダイの前記論理回路は、前記メモリダイのメモリのワードに対する修正状態情報、共有状態情報、及び無効状態情報を判定し、ならびに前記メモリダイのメモリの前記ワードと関連付けて前記状態情報を記憶するように構成される、請求項12に記載のHMCデバイス。
- 前記論理ベースダイの前記論理回路は、前記メモリダイのメモリのワードに対する排他状態情報及び所有権状態情報のうちの少なくとも一方を判定し、ならびに共有メモリデータの前記ワードと関連付けて前記状態情報を記憶するように構成される、請求項12に記載のHMCデバイス。
- 前記論理ベースダイの前記メモリコントローラは、少なくとも1つのプロセッサ及び別のHMCデバイスによる3Dアクセスを管理するように構成される、請求項12に記載のHMCデバイス。
- 前記メモリダイは、複数のボールトとして配置されたメモリを含み、前記論理ベースダイは、前記メモリダイのボールトごとにメモリコントローラを含む、請求項12〜17のいずれか一項に記載のHMCデバイス。
- コンピュータシステムを動作させる方法であって、
前記コンピュータシステムの分散共有メモリへのアクセスを管理することであって、前記共有メモリは、三次元アクセスに対して構成される、ことと、
メモリコヒーレンス状態情報をメモリコヒーレンスディレクトリとしての前記分散共有メモリに記憶することと、
前記コンピューティングシステムの複数のプロセッサと共有メモリとの間でパケット化情報を通信することと
メモリコヒーレンス状態情報を前記通信されたパケット化情報とともに含めることと
を備えた、前記方法。 - メモリコヒーレンス状態情報を前記通信されたパケット化情報とともに含めることは、前記メモリコヒーレンス状態情報を前記パケット化情報のアドレスフィールドに組み込むことを含む、請求項19に記載の方法。
- 前記通信されたパケット化情報を使用してメモリコヒーレンスプロトコルを実装することを備え、前記メモリコヒーレンスディレクトリのメモリコヒーレンス状態情報は、前記メモリコヒーレンスプロトコルを使用して前記共有メモリによって修正される、請求項19に記載の方法。
- メモリコヒーレンス状態情報を前記共有メモリに記憶することは、前記メモリコヒーレンス状態情報を共有メモリデータワードとともに記憶することを含む、請求項19に記載の方法。
- メモリコヒーレンス状態情報を前記共有メモリに記憶することは、修正ビット、共有ビット、及び無効ビットを共有メモリデータワードとともに記憶することを含む、請求項19に記載の方法。
- メモリコヒーレンス状態情報を前記共有メモリに記憶することは、排他情報及び所有権情報のうちの少なくとも一方を共有メモリデータワードとともに記憶することを含む、請求項19に記載の方法。
- 前記共有メモリに対する少なくとも1つのメモリコントローラを含む論理ベース層を使用して前記メモリコヒーレンス状態情報を修正することを備える、請求項19に記載の方法。
- 原子メモリ動作を使用して前記メモリコヒーレンス状態情報を修正することを備える、請求項19に記載の方法。
- 前記複数のプロセッサのうちのプロセッサによって、ターゲットHMCデバイスのメモリワードの特定の状態を要求することと、前記ターゲットHMCデバイスから前記複数のプロセッサのうちの1つまたは複数のプロセッサへの応答を開始することとを備える、請求項19〜26のいずれか一項に記載の方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2019168477A JP6953488B2 (ja) | 2014-05-08 | 2019-09-17 | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201461990207P | 2014-05-08 | 2014-05-08 | |
US61/990,207 | 2014-05-08 | ||
PCT/US2015/029718 WO2015171914A1 (en) | 2014-05-08 | 2015-05-07 | Hybrid memory cube system interconnect directory-based cache coherence methodology |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019168477A Division JP6953488B2 (ja) | 2014-05-08 | 2019-09-17 | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017515239A true JP2017515239A (ja) | 2017-06-08 |
JP6637906B2 JP6637906B2 (ja) | 2020-01-29 |
Family
ID=54367952
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016566636A Active JP6637906B2 (ja) | 2014-05-08 | 2015-05-07 | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
JP2019168477A Active JP6953488B2 (ja) | 2014-05-08 | 2019-09-17 | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2019168477A Active JP6953488B2 (ja) | 2014-05-08 | 2019-09-17 | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
Country Status (7)
Country | Link |
---|---|
US (2) | US10838865B2 (ja) |
EP (1) | EP3140743B1 (ja) |
JP (2) | JP6637906B2 (ja) |
KR (1) | KR102068101B1 (ja) |
CN (1) | CN106462501B (ja) |
TW (1) | TWI687810B (ja) |
WO (1) | WO2015171914A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2019061677A (ja) * | 2017-09-27 | 2019-04-18 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 積層型メモリ装置及びその動作方法並びにメモリシステム |
JP2019200698A (ja) * | 2018-05-18 | 2019-11-21 | 日本電信電話株式会社 | パケット処理装置及びそのメモリアクセス制御方法 |
JP2022031959A (ja) * | 2017-06-22 | 2022-02-22 | マイクロン テクノロジー,インク. | 不揮発性のメモリシステム又はサブシステム |
Families Citing this family (156)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9158667B2 (en) | 2013-03-04 | 2015-10-13 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US8964496B2 (en) | 2013-07-26 | 2015-02-24 | Micron Technology, Inc. | Apparatuses and methods for performing compare operations using sensing circuitry |
US8971124B1 (en) | 2013-08-08 | 2015-03-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US9153305B2 (en) | 2013-08-30 | 2015-10-06 | Micron Technology, Inc. | Independently addressable memory array address spaces |
US9019785B2 (en) | 2013-09-19 | 2015-04-28 | Micron Technology, Inc. | Data shifting via a number of isolation devices |
US9449675B2 (en) | 2013-10-31 | 2016-09-20 | Micron Technology, Inc. | Apparatuses and methods for identifying an extremum value stored in an array of memory cells |
US9430191B2 (en) | 2013-11-08 | 2016-08-30 | Micron Technology, Inc. | Division operations for memory |
US9934856B2 (en) | 2014-03-31 | 2018-04-03 | Micron Technology, Inc. | Apparatuses and methods for comparing data patterns in memory |
JP6637906B2 (ja) | 2014-05-08 | 2020-01-29 | マイクロン テクノロジー,インク. | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
US9910787B2 (en) | 2014-06-05 | 2018-03-06 | Micron Technology, Inc. | Virtual address table |
US9496023B2 (en) | 2014-06-05 | 2016-11-15 | Micron Technology, Inc. | Comparison operations on logical representations of values in memory |
US9449674B2 (en) | 2014-06-05 | 2016-09-20 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9830999B2 (en) | 2014-06-05 | 2017-11-28 | Micron Technology, Inc. | Comparison operations in memory |
US9786335B2 (en) | 2014-06-05 | 2017-10-10 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US10074407B2 (en) | 2014-06-05 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for performing invert operations using sensing circuitry |
US9704540B2 (en) | 2014-06-05 | 2017-07-11 | Micron Technology, Inc. | Apparatuses and methods for parity determination using sensing circuitry |
US9779019B2 (en) | 2014-06-05 | 2017-10-03 | Micron Technology, Inc. | Data storage layout |
US9455020B2 (en) | 2014-06-05 | 2016-09-27 | Micron Technology, Inc. | Apparatuses and methods for performing an exclusive or operation using sensing circuitry |
US9711207B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9711206B2 (en) | 2014-06-05 | 2017-07-18 | Micron Technology, Inc. | Performing logical operations using sensing circuitry |
US9847110B2 (en) | 2014-09-03 | 2017-12-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in multiple columns of an array corresponding to digits of a vector |
US9589602B2 (en) | 2014-09-03 | 2017-03-07 | Micron Technology, Inc. | Comparison operations in memory |
US9747961B2 (en) | 2014-09-03 | 2017-08-29 | Micron Technology, Inc. | Division operations in memory |
US9898252B2 (en) | 2014-09-03 | 2018-02-20 | Micron Technology, Inc. | Multiplication operations in memory |
US10068652B2 (en) | 2014-09-03 | 2018-09-04 | Micron Technology, Inc. | Apparatuses and methods for determining population count |
US9740607B2 (en) | 2014-09-03 | 2017-08-22 | Micron Technology, Inc. | Swap operations in memory |
US9904515B2 (en) | 2014-09-03 | 2018-02-27 | Micron Technology, Inc. | Multiplication operations in memory |
US9836218B2 (en) | 2014-10-03 | 2017-12-05 | Micron Technology, Inc. | Computing reduction and prefix sum operations in memory |
US9940026B2 (en) | 2014-10-03 | 2018-04-10 | Micron Technology, Inc. | Multidimensional contiguous memory allocation |
US10163467B2 (en) | 2014-10-16 | 2018-12-25 | Micron Technology, Inc. | Multiple endianness compatibility |
US10147480B2 (en) | 2014-10-24 | 2018-12-04 | Micron Technology, Inc. | Sort operation in memory |
US9779784B2 (en) | 2014-10-29 | 2017-10-03 | Micron Technology, Inc. | Apparatuses and methods for performing logical operations using sensing circuitry |
US10073635B2 (en) | 2014-12-01 | 2018-09-11 | Micron Technology, Inc. | Multiple endianness compatibility |
US9747960B2 (en) | 2014-12-01 | 2017-08-29 | Micron Technology, Inc. | Apparatuses and methods for converting a mask to an index |
US10061590B2 (en) | 2015-01-07 | 2018-08-28 | Micron Technology, Inc. | Generating and executing a control flow |
US10032493B2 (en) | 2015-01-07 | 2018-07-24 | Micron Technology, Inc. | Longest element length determination in memory |
US9583163B2 (en) | 2015-02-03 | 2017-02-28 | Micron Technology, Inc. | Loop structure for operations in memory |
WO2016126472A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for scatter and gather |
EP3254287A4 (en) | 2015-02-06 | 2018-08-08 | Micron Technology, INC. | Apparatuses and methods for memory device as a store for program instructions |
WO2016126474A1 (en) | 2015-02-06 | 2016-08-11 | Micron Technology, Inc. | Apparatuses and methods for parallel writing to multiple memory device locations |
CN107408408B (zh) | 2015-03-10 | 2021-03-05 | 美光科技公司 | 用于移位决定的装置及方法 |
US9741399B2 (en) | 2015-03-11 | 2017-08-22 | Micron Technology, Inc. | Data shift by elements of a vector in memory |
US9898253B2 (en) | 2015-03-11 | 2018-02-20 | Micron Technology, Inc. | Division operations on variable length elements in memory |
CN107430874B (zh) | 2015-03-12 | 2021-02-02 | 美光科技公司 | 用于数据移动的设备及方法 |
US10146537B2 (en) | 2015-03-13 | 2018-12-04 | Micron Technology, Inc. | Vector population count determination in memory |
US10049054B2 (en) | 2015-04-01 | 2018-08-14 | Micron Technology, Inc. | Virtual register file |
US10140104B2 (en) | 2015-04-14 | 2018-11-27 | Micron Technology, Inc. | Target architecture determination |
US9959923B2 (en) | 2015-04-16 | 2018-05-01 | Micron Technology, Inc. | Apparatuses and methods to reverse data stored in memory |
US10073786B2 (en) | 2015-05-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for compute enabled cache |
US9704541B2 (en) | 2015-06-12 | 2017-07-11 | Micron Technology, Inc. | Simulating access lines |
US9921777B2 (en) | 2015-06-22 | 2018-03-20 | Micron Technology, Inc. | Apparatuses and methods for data transfer from sensing circuitry to a controller |
US9996479B2 (en) | 2015-08-17 | 2018-06-12 | Micron Technology, Inc. | Encryption of executables in computational memory |
US10984838B2 (en) * | 2015-11-17 | 2021-04-20 | Advanced Micro Devices, Inc. | Interconnect architecture for three-dimensional processing systems |
US9905276B2 (en) | 2015-12-21 | 2018-02-27 | Micron Technology, Inc. | Control of sensing components in association with performing operations |
US9952925B2 (en) | 2016-01-06 | 2018-04-24 | Micron Technology, Inc. | Error code calculation on sensing circuitry |
US10048888B2 (en) | 2016-02-10 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for partitioned parallel data movement |
US9892767B2 (en) | 2016-02-12 | 2018-02-13 | Micron Technology, Inc. | Data gathering in memory |
US9971541B2 (en) | 2016-02-17 | 2018-05-15 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10956439B2 (en) | 2016-02-19 | 2021-03-23 | Micron Technology, Inc. | Data transfer with a bit vector operation device |
US9899070B2 (en) | 2016-02-19 | 2018-02-20 | Micron Technology, Inc. | Modified decode for corner turn |
US9697876B1 (en) | 2016-03-01 | 2017-07-04 | Micron Technology, Inc. | Vertical bit vector shift in memory |
US9997232B2 (en) | 2016-03-10 | 2018-06-12 | Micron Technology, Inc. | Processing in memory (PIM) capable memory device having sensing circuitry performing logic operations |
US10262721B2 (en) | 2016-03-10 | 2019-04-16 | Micron Technology, Inc. | Apparatuses and methods for cache invalidate |
US10379772B2 (en) | 2016-03-16 | 2019-08-13 | Micron Technology, Inc. | Apparatuses and methods for operations using compressed and decompressed data |
US9910637B2 (en) | 2016-03-17 | 2018-03-06 | Micron Technology, Inc. | Signed division in memory |
US10120740B2 (en) | 2016-03-22 | 2018-11-06 | Micron Technology, Inc. | Apparatus and methods for debugging on a memory device |
US11074988B2 (en) | 2016-03-22 | 2021-07-27 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
US10388393B2 (en) | 2016-03-22 | 2019-08-20 | Micron Technology, Inc. | Apparatus and methods for debugging on a host and memory device |
KR102469099B1 (ko) * | 2016-03-24 | 2022-11-24 | 에스케이하이닉스 주식회사 | 반도체 시스템 |
US10977033B2 (en) | 2016-03-25 | 2021-04-13 | Micron Technology, Inc. | Mask patterns generated in memory from seed vectors |
US10474581B2 (en) | 2016-03-25 | 2019-11-12 | Micron Technology, Inc. | Apparatuses and methods for cache operations |
US10430244B2 (en) | 2016-03-28 | 2019-10-01 | Micron Technology, Inc. | Apparatuses and methods to determine timing of operations |
US10074416B2 (en) | 2016-03-28 | 2018-09-11 | Micron Technology, Inc. | Apparatuses and methods for data movement |
US10453502B2 (en) | 2016-04-04 | 2019-10-22 | Micron Technology, Inc. | Memory bank power coordination including concurrently performing a memory operation in a selected number of memory regions |
US10607665B2 (en) | 2016-04-07 | 2020-03-31 | Micron Technology, Inc. | Span mask generation |
US9818459B2 (en) | 2016-04-19 | 2017-11-14 | Micron Technology, Inc. | Invert operations using sensing circuitry |
US10153008B2 (en) | 2016-04-20 | 2018-12-11 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US9659605B1 (en) | 2016-04-20 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for performing corner turn operations using sensing circuitry |
US10042608B2 (en) | 2016-05-11 | 2018-08-07 | Micron Technology, Inc. | Signed division in memory |
US9659610B1 (en) | 2016-05-18 | 2017-05-23 | Micron Technology, Inc. | Apparatuses and methods for shifting data |
US10503641B2 (en) * | 2016-05-31 | 2019-12-10 | Advanced Micro Devices, Inc. | Cache coherence for processing in memory |
US10049707B2 (en) | 2016-06-03 | 2018-08-14 | Micron Technology, Inc. | Shifting data |
US10153251B2 (en) | 2016-06-06 | 2018-12-11 | Micron Technology, Inc. | Apparatuses and methods for scalable memory |
US10387046B2 (en) | 2016-06-22 | 2019-08-20 | Micron Technology, Inc. | Bank to bank data transfer |
US10037785B2 (en) | 2016-07-08 | 2018-07-31 | Micron Technology, Inc. | Scan chain operation in sensing circuitry |
US10388360B2 (en) | 2016-07-19 | 2019-08-20 | Micron Technology, Inc. | Utilization of data stored in an edge section of an array |
US10733089B2 (en) | 2016-07-20 | 2020-08-04 | Micron Technology, Inc. | Apparatuses and methods for write address tracking |
US10387299B2 (en) | 2016-07-20 | 2019-08-20 | Micron Technology, Inc. | Apparatuses and methods for transferring data |
US9972367B2 (en) | 2016-07-21 | 2018-05-15 | Micron Technology, Inc. | Shifting data in sensing circuitry |
US9767864B1 (en) | 2016-07-21 | 2017-09-19 | Micron Technology, Inc. | Apparatuses and methods for storing a data value in a sensing circuitry element |
US10303632B2 (en) | 2016-07-26 | 2019-05-28 | Micron Technology, Inc. | Accessing status information |
US10468087B2 (en) | 2016-07-28 | 2019-11-05 | Micron Technology, Inc. | Apparatuses and methods for operations in a self-refresh state |
US9990181B2 (en) | 2016-08-03 | 2018-06-05 | Micron Technology, Inc. | Apparatuses and methods for random number generation |
US11029951B2 (en) | 2016-08-15 | 2021-06-08 | Micron Technology, Inc. | Smallest or largest value element determination |
US10606587B2 (en) | 2016-08-24 | 2020-03-31 | Micron Technology, Inc. | Apparatus and methods related to microcode instructions indicating instruction types |
US10466928B2 (en) | 2016-09-15 | 2019-11-05 | Micron Technology, Inc. | Updating a register in memory |
US10387058B2 (en) | 2016-09-29 | 2019-08-20 | Micron Technology, Inc. | Apparatuses and methods to change data category values |
US10014034B2 (en) | 2016-10-06 | 2018-07-03 | Micron Technology, Inc. | Shifting data in sensing circuitry |
US10529409B2 (en) | 2016-10-13 | 2020-01-07 | Micron Technology, Inc. | Apparatuses and methods to perform logical operations using sensing circuitry |
US9805772B1 (en) | 2016-10-20 | 2017-10-31 | Micron Technology, Inc. | Apparatuses and methods to selectively perform logical operations |
US10255184B2 (en) * | 2016-11-07 | 2019-04-09 | International Business Machines Corporation | Memory access architecture with coherence |
US10373666B2 (en) | 2016-11-08 | 2019-08-06 | Micron Technology, Inc. | Apparatuses and methods for compute components formed over an array of memory cells |
US10423353B2 (en) | 2016-11-11 | 2019-09-24 | Micron Technology, Inc. | Apparatuses and methods for memory alignment |
US9761300B1 (en) | 2016-11-22 | 2017-09-12 | Micron Technology, Inc. | Data shift apparatuses and methods |
KR101853210B1 (ko) | 2016-12-22 | 2018-04-27 | 한양대학교 산학협력단 | 하이브리드 메모리 큐브를 위한 링크 선택 방법 및 장치 |
US11397687B2 (en) * | 2017-01-25 | 2022-07-26 | Samsung Electronics Co., Ltd. | Flash-integrated high bandwidth memory appliance |
US10402340B2 (en) | 2017-02-21 | 2019-09-03 | Micron Technology, Inc. | Memory array page table walk |
US10268389B2 (en) | 2017-02-22 | 2019-04-23 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations |
US10403352B2 (en) | 2017-02-22 | 2019-09-03 | Micron Technology, Inc. | Apparatuses and methods for compute in data path |
US10838899B2 (en) | 2017-03-21 | 2020-11-17 | Micron Technology, Inc. | Apparatuses and methods for in-memory data switching networks |
US11222260B2 (en) | 2017-03-22 | 2022-01-11 | Micron Technology, Inc. | Apparatuses and methods for operating neural networks |
US10185674B2 (en) | 2017-03-22 | 2019-01-22 | Micron Technology, Inc. | Apparatus and methods for in data path compute operations |
US10049721B1 (en) | 2017-03-27 | 2018-08-14 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations |
US10043570B1 (en) | 2017-04-17 | 2018-08-07 | Micron Technology, Inc. | Signed element compare in memory |
US10147467B2 (en) | 2017-04-17 | 2018-12-04 | Micron Technology, Inc. | Element value comparison in memory |
US9997212B1 (en) | 2017-04-24 | 2018-06-12 | Micron Technology, Inc. | Accessing data in memory |
US10942843B2 (en) | 2017-04-25 | 2021-03-09 | Micron Technology, Inc. | Storing data elements of different lengths in respective adjacent rows or columns according to memory shapes |
US10236038B2 (en) | 2017-05-15 | 2019-03-19 | Micron Technology, Inc. | Bank to bank data transfer |
US10068664B1 (en) | 2017-05-19 | 2018-09-04 | Micron Technology, Inc. | Column repair in memory |
US10013197B1 (en) | 2017-06-01 | 2018-07-03 | Micron Technology, Inc. | Shift skip |
US10152271B1 (en) | 2017-06-07 | 2018-12-11 | Micron Technology, Inc. | Data replication |
US10262701B2 (en) | 2017-06-07 | 2019-04-16 | Micron Technology, Inc. | Data transfer between subarrays in memory |
US10318168B2 (en) | 2017-06-19 | 2019-06-11 | Micron Technology, Inc. | Apparatuses and methods for simultaneous in data path compute operations |
US10162005B1 (en) | 2017-08-09 | 2018-12-25 | Micron Technology, Inc. | Scan chain operations |
US10534553B2 (en) | 2017-08-30 | 2020-01-14 | Micron Technology, Inc. | Memory array accessibility |
US10741239B2 (en) | 2017-08-31 | 2020-08-11 | Micron Technology, Inc. | Processing in memory device including a row address strobe manager |
US10416927B2 (en) | 2017-08-31 | 2019-09-17 | Micron Technology, Inc. | Processing in memory |
US10346092B2 (en) | 2017-08-31 | 2019-07-09 | Micron Technology, Inc. | Apparatuses and methods for in-memory operations using timing circuitry |
US10409739B2 (en) | 2017-10-24 | 2019-09-10 | Micron Technology, Inc. | Command selection policy |
US10522210B2 (en) | 2017-12-14 | 2019-12-31 | Micron Technology, Inc. | Apparatuses and methods for subarray addressing |
US10332586B1 (en) | 2017-12-19 | 2019-06-25 | Micron Technology, Inc. | Apparatuses and methods for subrow addressing |
US10614875B2 (en) | 2018-01-30 | 2020-04-07 | Micron Technology, Inc. | Logical operations using memory cells |
US10437557B2 (en) | 2018-01-31 | 2019-10-08 | Micron Technology, Inc. | Determination of a match between data values stored by several arrays |
US11194477B2 (en) | 2018-01-31 | 2021-12-07 | Micron Technology, Inc. | Determination of a match between data values stored by three or more arrays |
US20190243787A1 (en) * | 2018-02-05 | 2019-08-08 | Micron Technology, Inc. | Memory Systems having Controllers Embedded in Packages of Integrated Circuit Memory |
US11099789B2 (en) | 2018-02-05 | 2021-08-24 | Micron Technology, Inc. | Remote direct memory access in multi-tier memory systems |
US10782908B2 (en) | 2018-02-05 | 2020-09-22 | Micron Technology, Inc. | Predictive data orchestration in multi-tier memory systems |
US11416395B2 (en) | 2018-02-05 | 2022-08-16 | Micron Technology, Inc. | Memory virtualization for accessing heterogeneous memory components |
KR102504332B1 (ko) * | 2018-02-21 | 2023-02-28 | 삼성전자주식회사 | 서로 이격되어 배치되는 범프 어레이들을 포함하는 메모리 장치 및 이를 포함하는 전자 장치 |
US10725696B2 (en) | 2018-04-12 | 2020-07-28 | Micron Technology, Inc. | Command selection policy with read priority |
US10440341B1 (en) | 2018-06-07 | 2019-10-08 | Micron Technology, Inc. | Image processor formed in an array of memory cells |
US10977198B2 (en) * | 2018-09-12 | 2021-04-13 | Micron Technology, Inc. | Hybrid memory system interface |
US11175915B2 (en) | 2018-10-10 | 2021-11-16 | Micron Technology, Inc. | Vector registers implemented in memory |
US10769071B2 (en) | 2018-10-10 | 2020-09-08 | Micron Technology, Inc. | Coherent memory access |
US10483978B1 (en) | 2018-10-16 | 2019-11-19 | Micron Technology, Inc. | Memory device processing |
US11184446B2 (en) | 2018-12-05 | 2021-11-23 | Micron Technology, Inc. | Methods and apparatus for incentivizing participation in fog networks |
US10852949B2 (en) | 2019-04-15 | 2020-12-01 | Micron Technology, Inc. | Predictive data pre-fetching in a data storage device |
US10867655B1 (en) | 2019-07-08 | 2020-12-15 | Micron Technology, Inc. | Methods and apparatus for dynamically adjusting performance of partitioned memory |
US11360768B2 (en) | 2019-08-14 | 2022-06-14 | Micron Technolgy, Inc. | Bit string operations in memory |
US11449577B2 (en) | 2019-11-20 | 2022-09-20 | Micron Technology, Inc. | Methods and apparatus for performing video processing matrix operations within a memory array |
US11853385B2 (en) | 2019-12-05 | 2023-12-26 | Micron Technology, Inc. | Methods and apparatus for performing diversity matrix operations within a memory array |
US11227641B1 (en) | 2020-07-21 | 2022-01-18 | Micron Technology, Inc. | Arithmetic operations in memory |
US11360906B2 (en) | 2020-08-14 | 2022-06-14 | Alibaba Group Holding Limited | Inter-device processing system with cache coherency |
KR102477775B1 (ko) * | 2020-09-28 | 2022-12-16 | 서울대학교산학협력단 | 서브 유닛을 갖는 가비지 컬렉션 장치 및 이를 포함하는 메모리 시스템 |
CN114038490B (zh) * | 2021-10-14 | 2023-07-04 | 西安紫光国芯半导体有限公司 | 基于三维异质集成的一致性链路存储芯片 |
US11966590B2 (en) | 2022-02-25 | 2024-04-23 | Samsung Electronics Co., Ltd. | Persistent memory with cache coherent interconnect interface |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040088495A1 (en) * | 2002-11-05 | 2004-05-06 | Newisys, Inc., A Delaware Corporation | Cache coherence directory eviction mechanisms in multiprocessor systems |
JP2005234854A (ja) * | 2004-02-19 | 2005-09-02 | Hitachi Ltd | マルチプロセッサシステム |
US20070174557A1 (en) * | 2006-01-26 | 2007-07-26 | Nec Corporation | Multiprocessor system and its operational method |
JP2008046701A (ja) * | 2006-08-11 | 2008-02-28 | Nec Computertechno Ltd | マルチプロセッサシステム及びその動作方法 |
JP2009116398A (ja) * | 2007-11-01 | 2009-05-28 | Nec Computertechno Ltd | ノードコントローラ、分散共有メモリ型情報処理装置、キャッシュコヒーレンシ制御方法 |
US20100165692A1 (en) * | 2008-12-30 | 2010-07-01 | Micron Technology, Inc. | Variable memory refresh devices and methods |
US20120106228A1 (en) * | 2010-11-03 | 2012-05-03 | Netlist, Inc. | Method and apparatus for optimizing driver load in a memory package |
WO2012077169A1 (ja) * | 2010-12-06 | 2012-06-14 | 富士通株式会社 | 情報処理システムおよび情報送信方法 |
US20130347110A1 (en) * | 2012-05-22 | 2013-12-26 | Xockets IP, LLC | Efficient packet handling, redirection, and inspection using offload processors |
WO2014178854A1 (en) * | 2013-04-30 | 2014-11-06 | Hewlett-Packard Development Company, L.P. | Memory network to route memory traffic and i/o traffic |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6415364B1 (en) * | 1997-12-31 | 2002-07-02 | Unisys Corporation | High-speed memory storage unit for a multiprocessor system having integrated directory and data storage subsystems |
US6944719B2 (en) * | 2002-05-15 | 2005-09-13 | Broadcom Corp. | Scalable cache coherent distributed shared memory processing system |
US6792512B2 (en) | 2002-08-06 | 2004-09-14 | International Business Machines Corporation | Method and system for organizing coherence directories in shared memory systems |
US20060129709A1 (en) * | 2004-12-09 | 2006-06-15 | International Business Machines Corporation | Multipurpose scalable server communication link |
US7477535B2 (en) * | 2006-10-05 | 2009-01-13 | Nokia Corporation | 3D chip arrangement including memory manager |
US20130073811A1 (en) | 2011-09-16 | 2013-03-21 | Advanced Micro Devices, Inc. | Region privatization in directory-based cache coherence |
US9269646B2 (en) | 2011-11-14 | 2016-02-23 | Micron Technology, Inc. | Semiconductor die assemblies with enhanced thermal management and semiconductor devices including same |
US9753858B2 (en) * | 2011-11-30 | 2017-09-05 | Advanced Micro Devices, Inc. | DRAM cache with tags and data jointly stored in physical rows |
US9170948B2 (en) * | 2012-12-23 | 2015-10-27 | Advanced Micro Devices, Inc. | Cache coherency using die-stacked memory device with logic die |
US8856256B1 (en) * | 2013-03-13 | 2014-10-07 | CoralTree Inc. | System and method for file sharing and updating |
US10127154B2 (en) * | 2013-03-20 | 2018-11-13 | Hewlett Packard Enterprise Development Lp | Caching data in a memory system having memory nodes at different hierarchical levels |
JP6637906B2 (ja) | 2014-05-08 | 2020-01-29 | マイクロン テクノロジー,インク. | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 |
-
2015
- 2015-05-07 JP JP2016566636A patent/JP6637906B2/ja active Active
- 2015-05-07 CN CN201580031855.3A patent/CN106462501B/zh active Active
- 2015-05-07 EP EP15789174.8A patent/EP3140743B1/en active Active
- 2015-05-07 KR KR1020167034318A patent/KR102068101B1/ko active IP Right Grant
- 2015-05-07 WO PCT/US2015/029718 patent/WO2015171914A1/en active Application Filing
- 2015-05-07 US US14/706,516 patent/US10838865B2/en active Active
- 2015-05-08 TW TW104114782A patent/TWI687810B/zh active
-
2019
- 2019-09-17 JP JP2019168477A patent/JP6953488B2/ja active Active
-
2020
- 2020-10-08 US US17/066,432 patent/US11741012B2/en active Active
Patent Citations (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040088495A1 (en) * | 2002-11-05 | 2004-05-06 | Newisys, Inc., A Delaware Corporation | Cache coherence directory eviction mechanisms in multiprocessor systems |
JP2005234854A (ja) * | 2004-02-19 | 2005-09-02 | Hitachi Ltd | マルチプロセッサシステム |
US20050198441A1 (en) * | 2004-02-19 | 2005-09-08 | Masahiro Tokoro | Multiprocessor system |
US20070174557A1 (en) * | 2006-01-26 | 2007-07-26 | Nec Corporation | Multiprocessor system and its operational method |
JP2007199999A (ja) * | 2006-01-26 | 2007-08-09 | Nec Computertechno Ltd | マルチプロセッサシステム及びその動作方法 |
JP2008046701A (ja) * | 2006-08-11 | 2008-02-28 | Nec Computertechno Ltd | マルチプロセッサシステム及びその動作方法 |
JP2009116398A (ja) * | 2007-11-01 | 2009-05-28 | Nec Computertechno Ltd | ノードコントローラ、分散共有メモリ型情報処理装置、キャッシュコヒーレンシ制御方法 |
US20100165692A1 (en) * | 2008-12-30 | 2010-07-01 | Micron Technology, Inc. | Variable memory refresh devices and methods |
JP2012514286A (ja) * | 2008-12-30 | 2012-06-21 | マイクロン テクノロジー, インク. | 可変式メモリリフレッシュ装置および方法 |
US20120106228A1 (en) * | 2010-11-03 | 2012-05-03 | Netlist, Inc. | Method and apparatus for optimizing driver load in a memory package |
WO2012077169A1 (ja) * | 2010-12-06 | 2012-06-14 | 富士通株式会社 | 情報処理システムおよび情報送信方法 |
US20130347110A1 (en) * | 2012-05-22 | 2013-12-26 | Xockets IP, LLC | Efficient packet handling, redirection, and inspection using offload processors |
WO2014178854A1 (en) * | 2013-04-30 | 2014-11-06 | Hewlett-Packard Development Company, L.P. | Memory network to route memory traffic and i/o traffic |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2022031959A (ja) * | 2017-06-22 | 2022-02-22 | マイクロン テクノロジー,インク. | 不揮発性のメモリシステム又はサブシステム |
JP2019061677A (ja) * | 2017-09-27 | 2019-04-18 | 三星電子株式会社Samsung Electronics Co.,Ltd. | 積層型メモリ装置及びその動作方法並びにメモリシステム |
JP7317478B2 (ja) | 2017-09-27 | 2023-07-31 | 三星電子株式会社 | 積層型メモリ装置及びメモリシステム |
JP2019200698A (ja) * | 2018-05-18 | 2019-11-21 | 日本電信電話株式会社 | パケット処理装置及びそのメモリアクセス制御方法 |
JP6991446B2 (ja) | 2018-05-18 | 2022-01-12 | 日本電信電話株式会社 | パケット処理装置及びそのメモリアクセス制御方法 |
Also Published As
Publication number | Publication date |
---|---|
WO2015171914A1 (en) | 2015-11-12 |
US10838865B2 (en) | 2020-11-17 |
US11741012B2 (en) | 2023-08-29 |
JP6953488B2 (ja) | 2021-10-27 |
EP3140743A4 (en) | 2018-01-10 |
EP3140743A1 (en) | 2017-03-15 |
TW201612755A (en) | 2016-04-01 |
CN106462501A (zh) | 2017-02-22 |
KR102068101B1 (ko) | 2020-01-20 |
JP6637906B2 (ja) | 2020-01-29 |
US20150324290A1 (en) | 2015-11-12 |
EP3140743B1 (en) | 2021-11-24 |
US20210034524A1 (en) | 2021-02-04 |
JP2020021495A (ja) | 2020-02-06 |
CN106462501B (zh) | 2019-07-09 |
KR20170002586A (ko) | 2017-01-06 |
TWI687810B (zh) | 2020-03-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6953488B2 (ja) | ハイブリッドメモリキューブシステム相互接続ディレクトリベースキャッシュコヒーレンス方法 | |
US20210125649A1 (en) | In-memory lightweight memory coherence protocol | |
CN106462524B (zh) | 使用混合存储器立方体链路的互连系统及方法 | |
JP5752989B2 (ja) | プロセッサ・メインメモリのための持続性メモリ | |
US20160092362A1 (en) | Memory network to route memory traffic and i/o traffic | |
US20130046934A1 (en) | System caching using heterogenous memories | |
WO2017209883A1 (en) | Cache coherence for processing in memory | |
US10169242B2 (en) | Heterogeneous package in DIMM | |
US20170109063A1 (en) | Memory system | |
CN115443453A (zh) | 用于减少传输延迟的链路关联 | |
US6775742B2 (en) | Memory device storing data and directory information thereon, and method for providing the directory information and the data in the memory device | |
US20240045588A1 (en) | Hybrid memory system and accelerator including the same | |
JP4774099B2 (ja) | 演算処理装置、情報処理装置及び演算処理装置の制御方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20161205 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20171025 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20171205 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180305 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180904 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181126 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20190514 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190905 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20190912 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20191203 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20191223 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6637906 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |