JP2016510550A5 - - Google Patents

Download PDF

Info

Publication number
JP2016510550A5
JP2016510550A5 JP2015553888A JP2015553888A JP2016510550A5 JP 2016510550 A5 JP2016510550 A5 JP 2016510550A5 JP 2015553888 A JP2015553888 A JP 2015553888A JP 2015553888 A JP2015553888 A JP 2015553888A JP 2016510550 A5 JP2016510550 A5 JP 2016510550A5
Authority
JP
Japan
Prior art keywords
scan
pull
input
switch
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2015553888A
Other languages
English (en)
Japanese (ja)
Other versions
JP6577366B2 (ja
JP2016510550A (ja
Filing date
Publication date
Priority claimed from US13/746,153 external-priority patent/US9097764B2/en
Application filed filed Critical
Publication of JP2016510550A publication Critical patent/JP2016510550A/ja
Publication of JP2016510550A5 publication Critical patent/JP2016510550A5/ja
Application granted granted Critical
Publication of JP6577366B2 publication Critical patent/JP6577366B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2015553888A 2013-01-21 2014-01-21 集積回路におけるスキャンチェーン Active JP6577366B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/746,153 2013-01-21
US13/746,153 US9097764B2 (en) 2013-01-21 2013-01-21 Scan chain in an integrated circuit
PCT/US2014/012314 WO2014113787A1 (en) 2013-01-21 2014-01-21 Scan chain in an integrated circuit

Publications (3)

Publication Number Publication Date
JP2016510550A JP2016510550A (ja) 2016-04-07
JP2016510550A5 true JP2016510550A5 (enExample) 2017-02-23
JP6577366B2 JP6577366B2 (ja) 2019-09-18

Family

ID=51208739

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2015553888A Active JP6577366B2 (ja) 2013-01-21 2014-01-21 集積回路におけるスキャンチェーン

Country Status (4)

Country Link
US (1) US9097764B2 (enExample)
JP (1) JP6577366B2 (enExample)
CN (1) CN104937668B (enExample)
WO (1) WO2014113787A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102280526B1 (ko) 2014-12-08 2021-07-21 삼성전자주식회사 저전력 작은-면적 고속 마스터-슬레이브 플립-플롭 회로와, 이를 포함하는 장치들
US10282347B2 (en) * 2015-04-08 2019-05-07 Louisana State University Research & Technology Foundation Architecture for configuration of a reconfigurable integrated circuit
US11011238B2 (en) * 2018-06-28 2021-05-18 Taiwan Semiconductor Manufacturing Company, Ltd. Floating data line circuits and methods
US10890623B1 (en) 2019-09-04 2021-01-12 International Business Machines Corporation Power saving scannable latch output driver
US11750178B2 (en) * 2021-11-02 2023-09-05 Silicon Laboratories Inc. Flip-flop with input and output select and output masking that enables low power scan for retention

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6070259A (en) * 1998-01-15 2000-05-30 Lsi Logic Corporation Dynamic logic element having non-invasive scan chain insertion
JP4130329B2 (ja) * 2002-04-18 2008-08-06 松下電器産業株式会社 スキャンパス回路および当該スキャンパス回路を備えた半導体集積回路
US7073111B2 (en) * 2002-06-10 2006-07-04 Texas Instruments Incorporated High speed interconnect circuit test method and apparatus
US6853212B2 (en) 2002-12-20 2005-02-08 Texas Instruments Incorporated Gated scan output flip-flop
US6963212B2 (en) * 2004-03-23 2005-11-08 Agilent Technologies, Inc. Self-testing input/output pad
US7262648B2 (en) 2004-08-03 2007-08-28 Marvell International Ltd. Two-latch clocked-LSSD flip-flop
US7793180B1 (en) * 2006-09-19 2010-09-07 Marvell International Ltd. Scan architecture for full custom blocks
JP2007143193A (ja) * 2007-02-19 2007-06-07 Matsushita Electric Ind Co Ltd フリップフロップ回路
US7622975B2 (en) * 2007-07-10 2009-11-24 Qualcomm Incorporated Circuit having a local power block for leakage reduction
JP2010261768A (ja) * 2009-05-01 2010-11-18 Sony Corp 半導体集積回路、情報処理装置、および出力データ拡散方法、並びにプログラム
JP5569176B2 (ja) * 2010-06-22 2014-08-13 富士通セミコンダクター株式会社 半導体集積回路
US8493118B2 (en) 2010-09-28 2013-07-23 Apple Inc. Low power scannable latch
US8493119B2 (en) * 2010-12-13 2013-07-23 Apple Inc. Scannable flip-flop with hold time improvements
US8904254B2 (en) * 2012-11-09 2014-12-02 Oracle International Corporation Combo dynamic flop with scan

Similar Documents

Publication Publication Date Title
JP6088936B2 (ja) レベルシフタ
JP2010283453A5 (enExample)
JP2017175288A5 (enExample)
CN106560999B (zh) 用于低功率高速集成时钟门控单元的设备
JP2016510550A5 (enExample)
CN110859056A (zh) 动态触发器及电子设备
JP5395203B2 (ja) レベルシフト回路及びそれを用いた半導体デバイス
US7675322B2 (en) Level shifting circuits for generating output signals having similar duty cycle ratios
KR20170064842A (ko) 송신 회로 및 반도체 장치
US9300299B1 (en) High-speed inverter and method thereof
JP2009182609A (ja) 信号レベル変換回路
KR20120048965A (ko) 키퍼 회로를 포함하는 플립-플롭
JP2012023533A5 (enExample)
CN103944556A (zh) 电平转移电路
CN104300928B (zh) 差动转单端转换器
CN109075790B (zh) 输入电路
US8547139B2 (en) CMOS logic integrated circuit
US20080024188A1 (en) Junction field effect transistor level shifting circuit
KR100585113B1 (ko) 레벨 다운 회로를 포함하는 인터페이스 회로
KR20130042244A (ko) 신호 전달 회로 및 이를 포함하는 플립플롭 회로
TW200627799A (en) Logic circuit combining exclusive or gate and exclusive nor gate
JP2007096452A (ja) レベルシフト回路
TW202002516A (zh) 動態正反器及電子設備
KR20080113733A (ko) 디코더
TWM531694U (zh) 電壓位準轉換器