JP2016506064A - 裏面パッシベーションのための装置及び方法 - Google Patents
裏面パッシベーションのための装置及び方法 Download PDFInfo
- Publication number
- JP2016506064A JP2016506064A JP2015544171A JP2015544171A JP2016506064A JP 2016506064 A JP2016506064 A JP 2016506064A JP 2015544171 A JP2015544171 A JP 2015544171A JP 2015544171 A JP2015544171 A JP 2015544171A JP 2016506064 A JP2016506064 A JP 2016506064A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- backside
- chamber
- plasma
- support
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000002161 passivation Methods 0.000 title claims abstract description 70
- 238000000034 method Methods 0.000 title claims abstract description 17
- 239000000758 substrate Substances 0.000 claims abstract description 158
- 239000011800 void material Substances 0.000 claims abstract description 5
- 238000012545 processing Methods 0.000 claims description 47
- 239000007789 gas Substances 0.000 claims description 18
- 238000012546 transfer Methods 0.000 claims description 18
- 150000004767 nitrides Chemical class 0.000 claims description 6
- 238000010438 heat treatment Methods 0.000 claims description 5
- 238000000151 deposition Methods 0.000 claims description 4
- 239000012528 membrane Substances 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 4
- 238000003672 processing method Methods 0.000 claims description 2
- 235000012431 wafers Nutrition 0.000 description 62
- 210000002381 plasma Anatomy 0.000 description 49
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 7
- 229910052710 silicon Inorganic materials 0.000 description 7
- 239000010703 silicon Substances 0.000 description 7
- 238000000859 sublimation Methods 0.000 description 7
- 230000008022 sublimation Effects 0.000 description 7
- 239000000463 material Substances 0.000 description 6
- 238000010943 off-gassing Methods 0.000 description 6
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 4
- 230000008569 process Effects 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000004891 communication Methods 0.000 description 3
- 239000002019 doping agent Substances 0.000 description 3
- 238000009616 inductively coupled plasma Methods 0.000 description 3
- 238000011068 loading method Methods 0.000 description 3
- 230000000284 resting effect Effects 0.000 description 3
- 210000000707 wrist Anatomy 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000012530 fluid Substances 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 230000005484 gravity Effects 0.000 description 2
- 239000011261 inert gas Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052757 nitrogen Inorganic materials 0.000 description 2
- 230000003287 optical effect Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- -1 but not limited to Substances 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 231100001261 hazardous Toxicity 0.000 description 1
- 230000001939 inductive effect Effects 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 230000000116 mitigating effect Effects 0.000 description 1
- 239000012299 nitrogen atmosphere Substances 0.000 description 1
- 239000004033 plastic Substances 0.000 description 1
- 229920003023 plastic Polymers 0.000 description 1
- 238000010926 purge Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000002351 wastewater Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02252—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by plasma treatment, e.g. plasma oxidation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/0223—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate
- H01L21/02233—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer
- H01L21/02236—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor
- H01L21/02238—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by oxidation, e.g. oxidation of the substrate of the semiconductor substrate or a semiconductor layer group IV semiconductor silicon in uncombined form, i.e. pure silicon
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02247—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by nitridation, e.g. nitridation of the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67155—Apparatus for manufacturing or treating in a plurality of work-stations
- H01L21/6719—Apparatus for manufacturing or treating in a plurality of work-stations characterized by the construction of the processing chambers, e.g. modular processing chambers
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Plasma & Fusion (AREA)
- Chemical Vapour Deposition (AREA)
- Chemical & Material Sciences (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Formation Of Insulating Films (AREA)
- General Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Materials Engineering (AREA)
- Mechanical Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
Abstract
Description
Claims (15)
- 円筒形本体を有し、基板を保持する長尺基板支持体であって、基板が支持リング上にあるときには、前記円筒形本体及び前記基板が前記長尺基板支持体内に空隙を画定するように、前記基板のエッジ領域によって基板を保持する支持リングを有する開放上面を含む長尺支持体と、
前記基板裏面上にパッシベーション膜を形成するためのプラズマ源と
を備える裏面パッシベーションシステム。 - 基板を前記支持体リングに近づける及び支持体リングから遠ざけるためのリフトピンを更に備える請求項1に記載のシステム。
- 本システムは、ロードロックチャンバを通過する基板が前記長尺基板支持体上に配置され、前記パッシベーション膜を形成するため前記基板裏面がプラズマに曝露され得るように、前記ロードロックチャンバ内に配置される、請求項1又は2に記載のシステム。
- 本システムは、基板が前記長尺基板支持体上に配置され、前記パッシベーション膜を形成するため前記基板裏面が前記プラズマに曝露され、更に前記基板を移動することなく前記基板前面が処理され得るように、半導体処理チャンバ内に配置される、請求項1又は2に記載のシステム。
- 本システムは、移送ステーションから処理チャンバへ移動される基板が前記長尺基板支持体上に配置され、前記パッシベーション膜を形成するため基板裏面が前記プラズマに曝露され、次いで前記基板は更なる処理のためにトンネルに沿って処理チャンバまで更に移動され得るように、移送ステーションと処理チャンバをつなぐトンネル内に配置される、請求項1又は2に記載のシステム。
- 保持位置で少なくとも1つの基板を受け取るため、アンテチャンバを有するロードロックと、
支持リングを形成する開放上面を有する円筒形本体を有する長尺支持体であって、基板が前記保持位置にあるときには、前記円筒形本体及び前記基板が空隙を画定するように、前記保持位置下方に配置される長尺基板支持体と、
前記基板裏面上にパッシベーション膜を形成するため前記空隙内にプラズマを生成するように結合されたプラズマ源と
を備える、裏面パッシベーションシステム。 - 基板が前記長尺支持体上にあるとき、前記基板裏面と前記プラズマ源との間に少なくとも約1インチの空間がある、請求項1、2又は6のいずれか一項に記載のシステム。
- 前記プラズマ源は空隙内に誘導結合RFプラズマを生成する、請求項7に記載のシステム。
- 前記プラズマ源は前記空隙から離れた場所に配置されており、プラズマは前記空隙内に流し込まれる、請求項7に記載のシステム。
- 処理される前面と裏面を有する基板をチャンバ内に配置することと、
前記チャンバ内で前記基板裏面をパッシベーションすることと、
前記基板の前記前面を処理することであって、前記基板を加熱することを含む処理することと
を含む処理方法。 - 前記基板裏面をパッシベーションすることは、前記基板裏面を一又は複数の反応性ガス及びプラズマに曝露することによって、前記基板裏面上にパッシベーション膜を堆積することを含む、請求項10に記載の方法。
- 前記膜は一又は複数の窒化物層及び酸化物層を含む、請求項10又は11に記載の方法。
- 前記膜は約15Åを超える厚さを有する、請求項12に記載の方法。
- 前記基板裏面のパッシベーション及び前記基板前面の処理は単一チャンバ内で起こる、請求項10又は11に記載の方法。
- 前記基板裏面からパッシベーション膜を除去することを更に含む、請求項10、11又は13のいずれか一項に記載の方法。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201261730051P | 2012-11-26 | 2012-11-26 | |
US61/730,051 | 2012-11-26 | ||
US14/087,815 US10020187B2 (en) | 2012-11-26 | 2013-11-22 | Apparatus and methods for backside passivation |
US14/087,815 | 2013-11-22 | ||
PCT/US2013/071673 WO2014082033A1 (en) | 2012-11-26 | 2013-11-25 | Apparatus and methods for backside passivation |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018126898A Division JP6602922B2 (ja) | 2012-11-26 | 2018-07-03 | 裏面パッシベーションのための装置及び方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2016506064A true JP2016506064A (ja) | 2016-02-25 |
JP6367213B2 JP6367213B2 (ja) | 2018-08-01 |
Family
ID=50773653
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2015544171A Active JP6367213B2 (ja) | 2012-11-26 | 2013-11-25 | 裏面パッシベーションのための装置及び方法 |
JP2018126898A Active JP6602922B2 (ja) | 2012-11-26 | 2018-07-03 | 裏面パッシベーションのための装置及び方法 |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2018126898A Active JP6602922B2 (ja) | 2012-11-26 | 2018-07-03 | 裏面パッシベーションのための装置及び方法 |
Country Status (6)
Country | Link |
---|---|
US (2) | US10020187B2 (ja) |
JP (2) | JP6367213B2 (ja) |
KR (1) | KR102121893B1 (ja) |
CN (1) | CN104813445B (ja) |
TW (1) | TWI597779B (ja) |
WO (1) | WO2014082033A1 (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020203503A1 (ja) * | 2019-04-02 | 2020-10-08 | 東京エレクトロン株式会社 | 成膜装置、成膜方法、および成膜システム |
JP2020174076A (ja) * | 2019-04-08 | 2020-10-22 | 東京エレクトロン株式会社 | 成膜装置、成膜方法、および成膜システム |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102487342B1 (ko) | 2016-06-14 | 2023-01-13 | 삼성전자주식회사 | 정전척 어셈블리 및 이를 구비하는 플라즈마 처리장치 |
US12094716B2 (en) | 2021-09-13 | 2024-09-17 | Applied Materials, Inc. | Chambers and coatings for reducing backside damage |
Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01189910A (ja) * | 1988-01-26 | 1989-07-31 | Nobuatsu Watanabe | 成膜装置 |
JPH03116833A (ja) * | 1989-09-29 | 1991-05-17 | Shin Etsu Handotai Co Ltd | 半導体基板の製造方法 |
JPH04137613A (ja) * | 1990-09-28 | 1992-05-12 | Handotai Process Kenkyusho:Kk | 半導体装置の製造装置 |
JPH05275342A (ja) * | 1992-03-27 | 1993-10-22 | Toshiba Corp | 薄膜形成方法および薄膜形成装置 |
JPH1050616A (ja) * | 1996-07-30 | 1998-02-20 | Shin Etsu Handotai Co Ltd | エピタキシャルウェーハの製造方法 |
JP2000150399A (ja) * | 1998-10-13 | 2000-05-30 | Wacker Siltronic G Fuer Halbleitermaterialien Ag | エピタキシャル成長した半導体ウエ―ハを製造するためのcvd反応器及び方法 |
JP2001102321A (ja) * | 1999-09-17 | 2001-04-13 | Applied Materials Inc | 半導体製造装置における基板加熱方法及び半導体製造装置 |
JP2002208590A (ja) * | 2001-01-10 | 2002-07-26 | Mitsubishi Electric Corp | 半導体製造装置及び半導体装置の製造方法 |
US6485531B1 (en) * | 1998-09-15 | 2002-11-26 | Levitronix Llc | Process chamber |
JP2007511104A (ja) * | 2003-11-10 | 2007-04-26 | ブルーシフト テクノロジーズ インコーポレイテッド | 真空下の半導体処理システムにおいて加工中の製品を処理する方法及びシステム |
JP2007526637A (ja) * | 2004-02-27 | 2007-09-13 | アプライド マテリアルズ インコーポレイテッド | パターン化されたウエハの裏側急速加熱処理 |
WO2012087613A2 (en) * | 2010-12-22 | 2012-06-28 | Applied Materials, Inc. | Fabrication of through-silicon vias on silicon wafers |
Family Cites Families (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4962049A (en) | 1989-04-13 | 1990-10-09 | Applied Materials, Inc. | Process for the plasma treatment of the backside of a semiconductor wafer |
DE4017870A1 (de) | 1990-06-02 | 1991-12-05 | Standard Elektrik Lorenz Ag | Verfahren zur herstellung und passivierung von halbleiterbauelementen |
JPH098313A (ja) * | 1995-06-23 | 1997-01-10 | Sharp Corp | 半導体装置の製造方法および液晶表示装置の製造方法 |
US5879128A (en) * | 1996-07-24 | 1999-03-09 | Applied Materials, Inc. | Lift pin and support pin apparatus for a processing chamber |
JP2001050399A (ja) | 1999-08-03 | 2001-02-23 | Hitachi Ltd | 圧延用ロールの軸受シール装置及び圧延用ロールの軸受シール方法 |
JP4371543B2 (ja) * | 2000-06-29 | 2009-11-25 | 日本電気株式会社 | リモートプラズマcvd装置及び膜形成方法 |
JP2002075977A (ja) * | 2000-08-30 | 2002-03-15 | Applied Materials Inc | 成膜方法及び成膜装置 |
US20020076507A1 (en) * | 2000-12-15 | 2002-06-20 | Chiang Tony P. | Process sequence for atomic layer deposition |
JP4344835B2 (ja) * | 2002-10-24 | 2009-10-14 | 東京エレクトロン株式会社 | 枚葉式の処理装置 |
CN1902031A (zh) | 2003-11-10 | 2007-01-24 | 布卢希弗特科技公司 | 用于处理基于真空的半导体处理系统中的工件的方法和系统 |
US20070269297A1 (en) * | 2003-11-10 | 2007-11-22 | Meulen Peter V D | Semiconductor wafer handling and transport |
JP2007242869A (ja) | 2006-03-08 | 2007-09-20 | Tokyo Electron Ltd | 基板処理システム |
JP2008153510A (ja) | 2006-12-19 | 2008-07-03 | Tokyo Electron Ltd | 基板処理システム、基板処理方法及び記憶媒体 |
KR20080095413A (ko) | 2007-04-24 | 2008-10-29 | 주식회사 탑 엔지니어링 | 박막 봉지용 트윈 타깃 스퍼터 시스템 및 이를 이용한 성막방법 |
US7704884B2 (en) * | 2008-04-11 | 2010-04-27 | Micron Technology, Inc. | Semiconductor processing methods |
EP2161742A1 (en) | 2008-09-03 | 2010-03-10 | S.O.I.TEC. Silicon on Insulator Technologies S.A. | Method for Fabricating a Locally Passivated Germanium-on-Insulator Substrate |
NL2002980C2 (en) | 2009-06-05 | 2010-12-07 | Otb Solar Bv | Method for passivating al least a part of a substrate surface. |
KR101104185B1 (ko) | 2009-10-09 | 2012-01-09 | 주식회사 프로텍 | 웨이퍼 후면 코팅 장치 |
US8324511B1 (en) | 2010-04-06 | 2012-12-04 | Amkor Technology, Inc. | Through via nub reveal method and structure |
US8440554B1 (en) | 2010-08-02 | 2013-05-14 | Amkor Technology, Inc. | Through via connected backside embedded circuit features structure and method |
KR101501362B1 (ko) * | 2012-08-09 | 2015-03-10 | 가부시키가이샤 스크린 홀딩스 | 기판처리장치 및 기판처리방법 |
-
2013
- 2013-11-22 US US14/087,815 patent/US10020187B2/en not_active Expired - Fee Related
- 2013-11-25 WO PCT/US2013/071673 patent/WO2014082033A1/en active Application Filing
- 2013-11-25 CN CN201380061088.1A patent/CN104813445B/zh active Active
- 2013-11-25 KR KR1020157017263A patent/KR102121893B1/ko active IP Right Grant
- 2013-11-25 JP JP2015544171A patent/JP6367213B2/ja active Active
- 2013-11-26 TW TW102143074A patent/TWI597779B/zh active
-
2018
- 2018-06-14 US US16/008,500 patent/US10535513B2/en active Active
- 2018-07-03 JP JP2018126898A patent/JP6602922B2/ja active Active
Patent Citations (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01189910A (ja) * | 1988-01-26 | 1989-07-31 | Nobuatsu Watanabe | 成膜装置 |
JPH03116833A (ja) * | 1989-09-29 | 1991-05-17 | Shin Etsu Handotai Co Ltd | 半導体基板の製造方法 |
JPH04137613A (ja) * | 1990-09-28 | 1992-05-12 | Handotai Process Kenkyusho:Kk | 半導体装置の製造装置 |
JPH05275342A (ja) * | 1992-03-27 | 1993-10-22 | Toshiba Corp | 薄膜形成方法および薄膜形成装置 |
JPH1050616A (ja) * | 1996-07-30 | 1998-02-20 | Shin Etsu Handotai Co Ltd | エピタキシャルウェーハの製造方法 |
US6485531B1 (en) * | 1998-09-15 | 2002-11-26 | Levitronix Llc | Process chamber |
JP2000150399A (ja) * | 1998-10-13 | 2000-05-30 | Wacker Siltronic G Fuer Halbleitermaterialien Ag | エピタキシャル成長した半導体ウエ―ハを製造するためのcvd反応器及び方法 |
JP2001102321A (ja) * | 1999-09-17 | 2001-04-13 | Applied Materials Inc | 半導体製造装置における基板加熱方法及び半導体製造装置 |
JP2002208590A (ja) * | 2001-01-10 | 2002-07-26 | Mitsubishi Electric Corp | 半導体製造装置及び半導体装置の製造方法 |
JP2007511104A (ja) * | 2003-11-10 | 2007-04-26 | ブルーシフト テクノロジーズ インコーポレイテッド | 真空下の半導体処理システムにおいて加工中の製品を処理する方法及びシステム |
JP2007526637A (ja) * | 2004-02-27 | 2007-09-13 | アプライド マテリアルズ インコーポレイテッド | パターン化されたウエハの裏側急速加熱処理 |
WO2012087613A2 (en) * | 2010-12-22 | 2012-06-28 | Applied Materials, Inc. | Fabrication of through-silicon vias on silicon wafers |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2020203503A1 (ja) * | 2019-04-02 | 2020-10-08 | 東京エレクトロン株式会社 | 成膜装置、成膜方法、および成膜システム |
JP2020174076A (ja) * | 2019-04-08 | 2020-10-22 | 東京エレクトロン株式会社 | 成膜装置、成膜方法、および成膜システム |
Also Published As
Publication number | Publication date |
---|---|
JP6602922B2 (ja) | 2019-11-06 |
US10535513B2 (en) | 2020-01-14 |
WO2014082033A1 (en) | 2014-05-30 |
KR102121893B1 (ko) | 2020-06-11 |
US10020187B2 (en) | 2018-07-10 |
JP6367213B2 (ja) | 2018-08-01 |
US20180294153A1 (en) | 2018-10-11 |
TW201428851A (zh) | 2014-07-16 |
CN104813445B (zh) | 2017-09-22 |
KR20150088888A (ko) | 2015-08-03 |
TWI597779B (zh) | 2017-09-01 |
US20140147990A1 (en) | 2014-05-29 |
CN104813445A (zh) | 2015-07-29 |
JP2018195830A (ja) | 2018-12-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6602922B2 (ja) | 裏面パッシベーションのための装置及び方法 | |
KR102388750B1 (ko) | 반도체 프로세싱을 위한 웨이퍼 포지셔닝 페데스탈 | |
US8057602B2 (en) | Apparatus and method for supporting, positioning and rotating a substrate in a processing chamber | |
US11742229B2 (en) | Auto-calibration to a station of a process module that spins a wafer | |
US10546761B2 (en) | Substrate processing apparatus | |
JP2016510946A (ja) | 噴射器から基板までの間隙の制御のための装置および方法 | |
JP7438399B2 (ja) | バッチ熱処理チャンバ | |
US20180033673A1 (en) | Substrate support with in situ wafer rotation | |
US11479855B2 (en) | Spatial wafer processing with improved temperature uniformity | |
JP6308030B2 (ja) | 成膜装置、成膜方法及び記憶媒体 | |
US20200131636A1 (en) | Complementary Pattern Station Designs | |
TWI857244B (zh) | 用於平面碳化矽基座之背側設計 | |
JP7578724B2 (ja) | 高温真空分離処理ミニ環境 | |
WO2020241599A1 (ja) | 基板処理システム及び基板処理システムの制御方法 | |
TW202407871A (zh) | 在其表面上具有網格圖案和排氣溝槽的平坦基座 | |
TW202322309A (zh) | 用於減少基板冷卻時間的設備及方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20161124 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20170925 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20171031 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180125 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20180605 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20180704 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6367213 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |