JP2015515052A5 - - Google Patents

Download PDF

Info

Publication number
JP2015515052A5
JP2015515052A5 JP2014560926A JP2014560926A JP2015515052A5 JP 2015515052 A5 JP2015515052 A5 JP 2015515052A5 JP 2014560926 A JP2014560926 A JP 2014560926A JP 2014560926 A JP2014560926 A JP 2014560926A JP 2015515052 A5 JP2015515052 A5 JP 2015515052A5
Authority
JP
Japan
Prior art keywords
shader
instructions
graphics application
gpu
cores
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014560926A
Other languages
English (en)
Japanese (ja)
Other versions
JP5792402B2 (ja
JP2015515052A (ja
Filing date
Publication date
Priority claimed from US13/414,450 external-priority patent/US9019289B2/en
Application filed filed Critical
Publication of JP2015515052A publication Critical patent/JP2015515052A/ja
Publication of JP2015515052A5 publication Critical patent/JP2015515052A5/ja
Application granted granted Critical
Publication of JP5792402B2 publication Critical patent/JP5792402B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014560926A 2012-03-07 2013-02-18 グラフィックス処理ユニット上でのグラフィックスアプリケーションおよび非グラフィックスアプリケーションの実行 Active JP5792402B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/414,450 US9019289B2 (en) 2012-03-07 2012-03-07 Execution of graphics and non-graphics applications on a graphics processing unit
US13/414,450 2012-03-07
PCT/US2013/026596 WO2013133957A1 (en) 2012-03-07 2013-02-18 Execution of graphics and non-graphics applications on a graphics processing unit

Publications (3)

Publication Number Publication Date
JP2015515052A JP2015515052A (ja) 2015-05-21
JP2015515052A5 true JP2015515052A5 (enExample) 2015-07-30
JP5792402B2 JP5792402B2 (ja) 2015-10-14

Family

ID=47833377

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014560926A Active JP5792402B2 (ja) 2012-03-07 2013-02-18 グラフィックス処理ユニット上でのグラフィックスアプリケーションおよび非グラフィックスアプリケーションの実行

Country Status (8)

Country Link
US (1) US9019289B2 (enExample)
EP (1) EP2823459B1 (enExample)
JP (1) JP5792402B2 (enExample)
KR (1) KR101552079B1 (enExample)
CN (1) CN104160420B (enExample)
ES (1) ES2572555T3 (enExample)
HU (1) HUE027044T2 (enExample)
WO (1) WO2013133957A1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007054876A1 (de) * 2006-11-22 2008-06-19 Sms Demag Ag Verfahren und Vorrichtung zur Wärmebehandlung von Schweißnähten
US10817043B2 (en) * 2011-07-26 2020-10-27 Nvidia Corporation System and method for entering and exiting sleep mode in a graphics subsystem
US10198788B2 (en) * 2013-11-11 2019-02-05 Oxide Interactive Llc Method and system of temporally asynchronous shading decoupled from rasterization
CN105786449B (zh) * 2014-12-26 2018-07-24 龙芯中科技术有限公司 基于图形处理的指令调度方法及装置
US20160210231A1 (en) * 2015-01-21 2016-07-21 Mediatek Singapore Pte. Ltd. Heterogeneous system architecture for shared memory
US20160260246A1 (en) * 2015-03-02 2016-09-08 Advanced Micro Devices, Inc. Providing asynchronous display shader functionality on a shared shader core
US9799089B1 (en) * 2016-05-23 2017-10-24 Qualcomm Incorporated Per-shader preamble for graphics processing
US20180033114A1 (en) * 2016-07-26 2018-02-01 Mediatek Inc. Graphics Pipeline That Supports Multiple Concurrent Processes
US10417731B2 (en) 2017-04-24 2019-09-17 Intel Corporation Compute optimization mechanism for deep neural networks
US10417734B2 (en) 2017-04-24 2019-09-17 Intel Corporation Compute optimization mechanism for deep neural networks
US11037356B2 (en) 2018-09-24 2021-06-15 Zignal Labs, Inc. System and method for executing non-graphical algorithms on a GPU (graphics processing unit)
US10861126B1 (en) 2019-06-21 2020-12-08 Intel Corporation Asynchronous execution mechanism
US11436783B2 (en) 2019-10-16 2022-09-06 Oxide Interactive, Inc. Method and system of decoupled object space shading
US11282160B2 (en) 2020-03-12 2022-03-22 Cisco Technology, Inc. Function-as-a-service (FaaS) model for specialized processing units
GB2600712B (en) * 2020-11-04 2024-08-28 Advanced Risc Mach Ltd Data processing systems
JP2022187116A (ja) * 2021-06-07 2022-12-19 富士通株式会社 多重制御プログラム、情報処理装置および多重制御方法
US20220414222A1 (en) * 2021-06-24 2022-12-29 Advanced Micro Devices, Inc. Trusted processor for saving gpu context to system memory
US12067666B2 (en) * 2022-05-18 2024-08-20 Qualcomm Incorporated Run-time mechanism for optimal shader

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070204268A1 (en) 2006-02-27 2007-08-30 Red. Hat, Inc. Methods and systems for scheduling processes in a multi-core processor environment
WO2008021310A2 (en) 2006-08-14 2008-02-21 Wms Gaming Inc. Applying graphical characteristics to graphical objects in a wagering game machine
US20090305790A1 (en) * 2007-01-30 2009-12-10 Vitie Inc. Methods and Apparatuses of Game Appliance Execution and Rendering Service
US8922565B2 (en) 2007-11-30 2014-12-30 Qualcomm Incorporated System and method for using a secondary processor in a graphics system
US20100265250A1 (en) 2007-12-21 2010-10-21 David Koenig Method and system for fast rendering of a three dimensional scene
DE102008005124A1 (de) 2008-01-18 2009-07-23 Kuka Roboter Gmbh Computersystem, Steuerungsvorrichtung für eine Maschine, insbesondere für einen Industrieroboter, und Industrieroboter
WO2011023204A1 (en) 2009-08-24 2011-03-03 Abb Research Ltd. Simulation of distributed virtual control systems
US8310492B2 (en) * 2009-09-03 2012-11-13 Ati Technologies Ulc Hardware-based scheduling of GPU work
US9142057B2 (en) 2009-09-03 2015-09-22 Advanced Micro Devices, Inc. Processing unit with a plurality of shader engines
US20110063306A1 (en) * 2009-09-16 2011-03-17 Nvidia Corporation CO-PROCESSING TECHNIQUES ON HETEROGENEOUS GPUs INCLUDING IDENTIFYING ONE GPU AS A NON-GRAPHICS DEVICE
US20110212761A1 (en) 2010-02-26 2011-09-01 Igt Gaming machine processor
EP2383648B1 (en) * 2010-04-28 2020-02-19 Telefonaktiebolaget LM Ericsson (publ) Technique for GPU command scheduling
US9311102B2 (en) * 2010-07-13 2016-04-12 Advanced Micro Devices, Inc. Dynamic control of SIMDs
US20120229481A1 (en) * 2010-12-13 2012-09-13 Ati Technologies Ulc Accessibility of graphics processing compute resources
US20130141447A1 (en) * 2011-12-06 2013-06-06 Advanced Micro Devices, Inc. Method and Apparatus for Accommodating Multiple, Concurrent Work Inputs

Similar Documents

Publication Publication Date Title
JP2015515052A5 (enExample)
EP2889760A3 (en) SMS4 acceleration processors, methods, systems, and instructions
US9354952B2 (en) Application-driven shared device queue polling
GB2533256A (en) Data processing systems
JP2015075803A5 (ja) データ処理管理方法、情報処理装置およびデータ処理管理プログラム
JP2012194992A5 (ja) データ処理装置、プログラム、データ構造、データ処理システム、パケットデータ、記録媒体、記憶装置、データ処理方法、データ通信方法および命令セット
WO2012068449A8 (en) Control node for a processing cluster
WO2010096263A3 (en) Atomic-operation coalescing technique in multi-chip systems
JP2015515774A5 (enExample)
EP2799990A3 (en) Dynamic virtual machine sizing
JP2012512490A5 (enExample)
JP2013504810A5 (enExample)
GB2520856A (en) Enabling Virtualization of a processor resource
WO2013192633A3 (en) Virtual memory module
WO2013006476A3 (en) Dynamic pinning of virtual pages shared between different type processors of a heterogeneous computing platform
JP2013175036A5 (enExample)
JP2016534484A5 (enExample)
JP2016053954A5 (enExample)
JP2013539095A5 (enExample)
EP2624136A3 (en) Virtual storage device, controller, and control program
GB201108988D0 (en) Store-exclusive instruction conflict resolution
JP2017516193A5 (enExample)
JP2013242927A5 (enExample)
JP2014132490A5 (enExample)
WO2013186430A3 (en) Method, apparatus, and computer program product for fast context switching of application specific processors