CN104160420B - 在图形处理单元上执行图形和非图形应用 - Google Patents

在图形处理单元上执行图形和非图形应用 Download PDF

Info

Publication number
CN104160420B
CN104160420B CN201380012480.7A CN201380012480A CN104160420B CN 104160420 B CN104160420 B CN 104160420B CN 201380012480 A CN201380012480 A CN 201380012480A CN 104160420 B CN104160420 B CN 104160420B
Authority
CN
China
Prior art keywords
instruction
shader core
application
group
gpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201380012480.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN104160420A (zh
Inventor
阿列克谢·V·布尔多
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CN104160420A publication Critical patent/CN104160420A/zh
Application granted granted Critical
Publication of CN104160420B publication Critical patent/CN104160420B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T1/00—General purpose image data processing
    • G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5005—Allocation of resources, e.g. of the central processing unit [CPU] to service a request
    • G06F9/5027—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals
    • G06F9/5044—Allocation of resources, e.g. of the central processing unit [CPU] to service a request the resource being a machine, e.g. CPUs, Servers, Terminals considering hardware capabilities
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094—Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Generation (AREA)
  • Image Processing (AREA)
CN201380012480.7A 2012-03-07 2013-02-18 在图形处理单元上执行图形和非图形应用 Active CN104160420B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/414,450 2012-03-07
US13/414,450 US9019289B2 (en) 2012-03-07 2012-03-07 Execution of graphics and non-graphics applications on a graphics processing unit
PCT/US2013/026596 WO2013133957A1 (en) 2012-03-07 2013-02-18 Execution of graphics and non-graphics applications on a graphics processing unit

Publications (2)

Publication Number Publication Date
CN104160420A CN104160420A (zh) 2014-11-19
CN104160420B true CN104160420B (zh) 2016-08-24

Family

ID=47833377

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201380012480.7A Active CN104160420B (zh) 2012-03-07 2013-02-18 在图形处理单元上执行图形和非图形应用

Country Status (8)

Country Link
US (1) US9019289B2 (enExample)
EP (1) EP2823459B1 (enExample)
JP (1) JP5792402B2 (enExample)
KR (1) KR101552079B1 (enExample)
CN (1) CN104160420B (enExample)
ES (1) ES2572555T3 (enExample)
HU (1) HUE027044T2 (enExample)
WO (1) WO2013133957A1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102007054876A1 (de) * 2006-11-22 2008-06-19 Sms Demag Ag Verfahren und Vorrichtung zur Wärmebehandlung von Schweißnähten
US10817043B2 (en) * 2011-07-26 2020-10-27 Nvidia Corporation System and method for entering and exiting sleep mode in a graphics subsystem
US10198788B2 (en) * 2013-11-11 2019-02-05 Oxide Interactive Llc Method and system of temporally asynchronous shading decoupled from rasterization
CN105786449B (zh) * 2014-12-26 2018-07-24 龙芯中科技术有限公司 基于图形处理的指令调度方法及装置
US20160210231A1 (en) * 2015-01-21 2016-07-21 Mediatek Singapore Pte. Ltd. Heterogeneous system architecture for shared memory
US20160260246A1 (en) * 2015-03-02 2016-09-08 Advanced Micro Devices, Inc. Providing asynchronous display shader functionality on a shared shader core
US9799089B1 (en) * 2016-05-23 2017-10-24 Qualcomm Incorporated Per-shader preamble for graphics processing
US20180033114A1 (en) * 2016-07-26 2018-02-01 Mediatek Inc. Graphics Pipeline That Supports Multiple Concurrent Processes
US10417734B2 (en) * 2017-04-24 2019-09-17 Intel Corporation Compute optimization mechanism for deep neural networks
US10417731B2 (en) 2017-04-24 2019-09-17 Intel Corporation Compute optimization mechanism for deep neural networks
US11037356B2 (en) 2018-09-24 2021-06-15 Zignal Labs, Inc. System and method for executing non-graphical algorithms on a GPU (graphics processing unit)
US10861126B1 (en) 2019-06-21 2020-12-08 Intel Corporation Asynchronous execution mechanism
US11436783B2 (en) 2019-10-16 2022-09-06 Oxide Interactive, Inc. Method and system of decoupled object space shading
US11282160B2 (en) 2020-03-12 2022-03-22 Cisco Technology, Inc. Function-as-a-service (FaaS) model for specialized processing units
GB2600712B (en) * 2020-11-04 2024-08-28 Advanced Risc Mach Ltd Data processing systems
JP2022187116A (ja) * 2021-06-07 2022-12-19 富士通株式会社 多重制御プログラム、情報処理装置および多重制御方法
US20220414222A1 (en) * 2021-06-24 2022-12-29 Advanced Micro Devices, Inc. Trusted processor for saving gpu context to system memory
US12067666B2 (en) * 2022-05-18 2024-08-20 Qualcomm Incorporated Run-time mechanism for optimal shader

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011134942A1 (en) * 2010-04-28 2011-11-03 Telefonaktiebolaget L M Ericsson (Publ) Technique for gpu command scheduling

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070204268A1 (en) 2006-02-27 2007-08-30 Red. Hat, Inc. Methods and systems for scheduling processes in a multi-core processor environment
US8251825B2 (en) 2006-08-14 2012-08-28 Wms Gaming Inc. Applying graphical characteristics to graphical objects in a wagering game machine
US20090305790A1 (en) * 2007-01-30 2009-12-10 Vitie Inc. Methods and Apparatuses of Game Appliance Execution and Rendering Service
US8922565B2 (en) 2007-11-30 2014-12-30 Qualcomm Incorporated System and method for using a secondary processor in a graphics system
US20100265250A1 (en) 2007-12-21 2010-10-21 David Koenig Method and system for fast rendering of a three dimensional scene
DE102008005124A1 (de) 2008-01-18 2009-07-23 Kuka Roboter Gmbh Computersystem, Steuerungsvorrichtung für eine Maschine, insbesondere für einen Industrieroboter, und Industrieroboter
WO2011023204A1 (en) 2009-08-24 2011-03-03 Abb Research Ltd. Simulation of distributed virtual control systems
US8310492B2 (en) * 2009-09-03 2012-11-13 Ati Technologies Ulc Hardware-based scheduling of GPU work
US9142057B2 (en) 2009-09-03 2015-09-22 Advanced Micro Devices, Inc. Processing unit with a plurality of shader engines
US20110063305A1 (en) * 2009-09-16 2011-03-17 Nvidia Corporation Co-processing techniques on heterogeneous graphics processing units
US20110212761A1 (en) 2010-02-26 2011-09-01 Igt Gaming machine processor
US9311102B2 (en) * 2010-07-13 2016-04-12 Advanced Micro Devices, Inc. Dynamic control of SIMDs
US20120229481A1 (en) * 2010-12-13 2012-09-13 Ati Technologies Ulc Accessibility of graphics processing compute resources
US20130141447A1 (en) * 2011-12-06 2013-06-06 Advanced Micro Devices, Inc. Method and Apparatus for Accommodating Multiple, Concurrent Work Inputs

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011134942A1 (en) * 2010-04-28 2011-11-03 Telefonaktiebolaget L M Ericsson (Publ) Technique for gpu command scheduling

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
A static task scheduling framework for independent tasks accelerated using a shared graphics processing unit;TENG LI ET AL;《PARALLEL AND DISTRIBUTED SYSTEMS(ICPADS) 2011 IEEE 17TH》;20111207;第88-95页 *
Intel Virtualization Technology in Embedded and Communications Infrastructure Applications;DEAN NEUMANN;《INTEL TECHNOLOGY JOURNAL》;20060810;第10卷(第03期);第218页 *
Resource sharing in GPU-accelerated windowing systems;SHINPEI KATO ET AL;《REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM(RTAS),2011 17TH IEEE》;20110411;摘要, 第191页 *

Also Published As

Publication number Publication date
EP2823459A1 (en) 2015-01-14
KR101552079B1 (ko) 2015-09-09
JP5792402B2 (ja) 2015-10-14
EP2823459B1 (en) 2016-02-17
CN104160420A (zh) 2014-11-19
ES2572555T3 (es) 2016-06-01
HUE027044T2 (en) 2016-08-29
JP2015515052A (ja) 2015-05-21
US9019289B2 (en) 2015-04-28
KR20140138842A (ko) 2014-12-04
US20130235053A1 (en) 2013-09-12
WO2013133957A1 (en) 2013-09-12

Similar Documents

Publication Publication Date Title
CN104160420B (zh) 在图形处理单元上执行图形和非图形应用
US9779469B2 (en) Register spill management for general purpose registers (GPRs)
CN104081449B (zh) 用于图形并行处理单元的缓冲器管理
CN104641396B (zh) 用于调度图形处理单元命令流的延迟抢占技术
EP3365865B1 (en) Gpu operation algorithm selection based on command stream marker
TW202215376A (zh) 用於圖形處理單元混合渲染的裝置和方法
US20210240524A1 (en) Methods and apparatus to facilitate tile-based gpu machine learning acceleration
US11763419B2 (en) GPR optimization in a GPU based on a GPR release mechanism
US20200311859A1 (en) Methods and apparatus for improving gpu pipeline utilization
CN113994363B (zh) 用于波隙管理的方法和装置
US20130173933A1 (en) Performance of a power constrained processor
CN115023728A (zh) 促进专用无绑定状态处理器的方法和装置
US11790478B2 (en) Methods and apparatus for mapping source location for input data to a graphics processing unit
CN119866504A (zh) 通过共享gpu硬件并发生成图块可见性信息
US20220004438A1 (en) Gpu program multi-versioning for hardware resource utilization
WO2021012257A1 (en) Methods and apparatus to facilitate a unified framework of post-processing for gaming
CN118679492B (zh) 动态波配对
US20250278314A1 (en) CPU Performance Hint for Inference Workloads

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant