JP2014182812A5 - - Google Patents

Download PDF

Info

Publication number
JP2014182812A5
JP2014182812A5 JP2014044947A JP2014044947A JP2014182812A5 JP 2014182812 A5 JP2014182812 A5 JP 2014182812A5 JP 2014044947 A JP2014044947 A JP 2014044947A JP 2014044947 A JP2014044947 A JP 2014044947A JP 2014182812 A5 JP2014182812 A5 JP 2014182812A5
Authority
JP
Japan
Prior art keywords
memory
data
control circuit
interface
solid state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2014044947A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014182812A (ja
Filing date
Publication date
Priority claimed from US14/028,528 external-priority patent/US20160011965A1/en
Application filed filed Critical
Publication of JP2014182812A publication Critical patent/JP2014182812A/ja
Publication of JP2014182812A5 publication Critical patent/JP2014182812A5/ja
Pending legal-status Critical Current

Links

JP2014044947A 2013-03-15 2014-03-07 データ記憶装置 Pending JP2014182812A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201361790978P 2013-03-15 2013-03-15
US61/790,978 2013-03-15
US14/028,528 2013-09-16
US14/028,528 US20160011965A1 (en) 2013-03-15 2013-09-16 Pass through storage devices

Publications (2)

Publication Number Publication Date
JP2014182812A JP2014182812A (ja) 2014-09-29
JP2014182812A5 true JP2014182812A5 (https=) 2015-03-26

Family

ID=51701386

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014044947A Pending JP2014182812A (ja) 2013-03-15 2014-03-07 データ記憶装置

Country Status (2)

Country Link
JP (1) JP2014182812A (https=)
KR (1) KR101569049B1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102396441B1 (ko) * 2015-08-11 2022-05-10 삼성전자주식회사 통신 중단시 데이터 손실을 방지하도록 동작하는 스토리지 장치
KR102507219B1 (ko) * 2016-02-02 2023-03-09 에스케이하이닉스 주식회사 시스템 및 시스템의 동작 방법

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09297659A (ja) * 1996-04-30 1997-11-18 Toshiba Corp 不揮発性記憶装置およびその制御方法
JP2007193440A (ja) * 2006-01-17 2007-08-02 Toshiba Corp 不揮発性キャッシュメモリを用いる記憶装置とその制御方法
WO2011005249A1 (en) 2009-07-07 2011-01-13 Lsi Corporation Systems and methods for tiered non-volatile storage

Similar Documents

Publication Publication Date Title
CN105068953B (zh) 用于对等高速外围组件互联存储传输的系统和方法
JP2018200689A5 (ja) メモリ内のデータを管理するための装置および方法
US20180314450A1 (en) Data read/write command control method and system, and storage device in nvme over fabric architecture
JP2018185814A5 (https=)
CN108062285B (zh) 一种访问NVMe存储设备的方法和NVMe存储设备
US10901624B1 (en) Dummy host command generation for supporting higher maximum data transfer sizes (MDTS)
US20190278485A1 (en) Adaptive transaction layer packet for latency balancing
JP2018181374A (ja) 不揮発性メモリの制御方法
CN110727617A (zh) 同时通过PCIe EP和网络接口访问双线SSD装置的方法和系统
BR112015029848A8 (pt) dispositivos de recepção e de transmissão, métodos para recepção de um dispositivo de recepção e para transmissão de um dispositivo de transmissão, e, meio de armazenamento legível por computador
WO2008094475A3 (en) Flash storage partial page caching
JP2018173949A5 (https=)
JP2016541046A5 (https=)
JP2014071893A5 (https=)
JP2011055515A5 (ja) 通信システムおよび主装置および従装置
JP2014063497A5 (https=)
JP2015069651A5 (https=)
KR20180037099A (ko) 비휘발성 스토리지 시스템 및 비휘발성 스토리지 장치들을 위한 데이터 스토리지 액세스 프로토콜
US20190278477A1 (en) Adaptive transaction layer packet for latency balancing
CN104202391B (zh) 共享系统地址空间的非紧耦合系统间的rdma通信方法
MX2021011706A (es) Aparato y metodo de almacenamiento de datos, y medio de almacenamiento legible.
WO2012089154A1 (zh) 存储阵列和存储系统及数据访问方法
CN102291298B (zh) 一种高效的面向长消息的计算机网络通信方法
JP2023062055A (ja) ファブリックを介したｎｖｍエクスプレス
CN103703441A (zh) 一种硬盘和数据处理方法