KR101569049B1 - 패스 스루 스토리지 디바이스들 - Google Patents

패스 스루 스토리지 디바이스들 Download PDF

Info

Publication number
KR101569049B1
KR101569049B1 KR1020140026611A KR20140026611A KR101569049B1 KR 101569049 B1 KR101569049 B1 KR 101569049B1 KR 1020140026611 A KR1020140026611 A KR 1020140026611A KR 20140026611 A KR20140026611 A KR 20140026611A KR 101569049 B1 KR101569049 B1 KR 101569049B1
Authority
KR
South Korea
Prior art keywords
memory
data
solid state
tier
interface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020140026611A
Other languages
English (en)
Korean (ko)
Other versions
KR20140113370A (ko
Inventor
로버트 데일 머피
존 에드워드 문
스탠턴 킬러
리차드 이스턴 본
Original Assignee
시게이트 테크놀로지 엘엘씨
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US14/028,528 external-priority patent/US20160011965A1/en
Application filed by 시게이트 테크놀로지 엘엘씨 filed Critical 시게이트 테크놀로지 엘엘씨
Publication of KR20140113370A publication Critical patent/KR20140113370A/ko
Application granted granted Critical
Publication of KR101569049B1 publication Critical patent/KR101569049B1/ko
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
KR1020140026611A 2013-03-15 2014-03-06 패스 스루 스토리지 디바이스들 Expired - Fee Related KR101569049B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US201361790978P 2013-03-15 2013-03-15
US61/790,978 2013-03-15
US14/028,528 2013-09-16
US14/028,528 US20160011965A1 (en) 2013-03-15 2013-09-16 Pass through storage devices

Publications (2)

Publication Number Publication Date
KR20140113370A KR20140113370A (ko) 2014-09-24
KR101569049B1 true KR101569049B1 (ko) 2015-11-20

Family

ID=51701386

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020140026611A Expired - Fee Related KR101569049B1 (ko) 2013-03-15 2014-03-06 패스 스루 스토리지 디바이스들

Country Status (2)

Country Link
JP (1) JP2014182812A (https=)
KR (1) KR101569049B1 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102396441B1 (ko) * 2015-08-11 2022-05-10 삼성전자주식회사 통신 중단시 데이터 손실을 방지하도록 동작하는 스토리지 장치
KR102507219B1 (ko) * 2016-02-02 2023-03-09 에스케이하이닉스 주식회사 시스템 및 시스템의 동작 방법

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011005249A1 (en) 2009-07-07 2011-01-13 Lsi Corporation Systems and methods for tiered non-volatile storage

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09297659A (ja) * 1996-04-30 1997-11-18 Toshiba Corp 不揮発性記憶装置およびその制御方法
JP2007193440A (ja) * 2006-01-17 2007-08-02 Toshiba Corp 不揮発性キャッシュメモリを用いる記憶装置とその制御方法

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011005249A1 (en) 2009-07-07 2011-01-13 Lsi Corporation Systems and methods for tiered non-volatile storage

Also Published As

Publication number Publication date
KR20140113370A (ko) 2014-09-24
JP2014182812A (ja) 2014-09-29

Similar Documents

Publication Publication Date Title
KR101573591B1 (ko) 메모리 시스템 제어기를 구비하는 장치 및 관련 방법
US9256384B2 (en) Method and system for reducing write latency in a data storage system by using a command-push model
KR101560469B1 (ko) 메모리 시스템 컨트롤러들을 포함하는 장치 및 관련 방법들
US9304901B2 (en) System and method for handling I/O write requests
US9348747B2 (en) Solid state memory command queue in hybrid device
KR101532863B1 (ko) 메모리 시스템 제어기를 구비하는 장치 및 관련 방법
US9075729B2 (en) Storage system and method of controlling data transfer in storage system
US20160011965A1 (en) Pass through storage devices
CN107111452B (zh) 应用于计算机系统的数据迁移方法和装置、计算机系统
US11733920B2 (en) NVMe simple copy command support using dummy virtual function
US20180089088A1 (en) Apparatus and method for persisting blocks of data and metadata in a non-volatile memory (nvm) cache
CN114385235B (zh) 使用主机内存缓冲的命令排出
TWI782847B (zh) 用來在儲存伺服器中進行基於管線的存取管理的方法及設備
US20190087122A1 (en) Storage system
US11074010B2 (en) Storage system and control method thereof
US10180792B1 (en) Cache management in data storage systems
US9547460B2 (en) Method and system for improving cache performance of a redundant disk array controller
CN105389268A (zh) 资料储存系统及其运作方法
KR101569049B1 (ko) 패스 스루 스토리지 디바이스들
US8683161B2 (en) Method and apparatus for increasing file copy performance on solid state mass storage devices
US11016692B2 (en) Dynamically switching between memory copy and memory mapping to optimize I/O performance
CN110413233A (zh) 一种固态硬盘控制器
JP7242928B2 (ja) ストレージシステム及び入出力制御方法
US20260072853A1 (en) Command Processing In Sequential Write Required Zone
CN121301255A (zh) 一种控制器、主机、控制器的操作方法及主机的操作方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20181110

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20181110

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000