JP2014067445A5 - - Google Patents

Download PDF

Info

Publication number
JP2014067445A5
JP2014067445A5 JP2013261239A JP2013261239A JP2014067445A5 JP 2014067445 A5 JP2014067445 A5 JP 2014067445A5 JP 2013261239 A JP2013261239 A JP 2013261239A JP 2013261239 A JP2013261239 A JP 2013261239A JP 2014067445 A5 JP2014067445 A5 JP 2014067445A5
Authority
JP
Japan
Prior art keywords
address
physical
processor
page
virtual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013261239A
Other languages
English (en)
Japanese (ja)
Other versions
JP2014067445A (ja
JP5855632B2 (ja
Filing date
Publication date
Priority claimed from US11/757,103 external-priority patent/US8799620B2/en
Application filed filed Critical
Publication of JP2014067445A publication Critical patent/JP2014067445A/ja
Publication of JP2014067445A5 publication Critical patent/JP2014067445A5/ja
Application granted granted Critical
Publication of JP5855632B2 publication Critical patent/JP5855632B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2013261239A 2007-06-01 2013-12-18 ページ属性サポートのある仮想アドレスから物理アドレスへの変換 Active JP5855632B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/757,103 2007-06-01
US11/757,103 US8799620B2 (en) 2007-06-01 2007-06-01 Linear to physical address translation with support for page attributes

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2012003898A Division JP2012123814A (ja) 2007-06-01 2012-01-12 ページ属性サポートのある仮想アドレスから物理アドレスへの変換

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2015240378A Division JP6212102B2 (ja) 2007-06-01 2015-12-09 ページ属性サポートのある仮想アドレスから物理アドレスへの変換

Publications (3)

Publication Number Publication Date
JP2014067445A JP2014067445A (ja) 2014-04-17
JP2014067445A5 true JP2014067445A5 (enExample) 2014-09-25
JP5855632B2 JP5855632B2 (ja) 2016-02-09

Family

ID=39596288

Family Applications (5)

Application Number Title Priority Date Filing Date
JP2008135642A Pending JP2008299844A (ja) 2007-06-01 2008-05-23 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2012003898A Pending JP2012123814A (ja) 2007-06-01 2012-01-12 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2013261239A Active JP5855632B2 (ja) 2007-06-01 2013-12-18 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2015240378A Active JP6212102B2 (ja) 2007-06-01 2015-12-09 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2017176390A Active JP6567618B2 (ja) 2007-06-01 2017-09-14 ページ属性サポートのある仮想アドレスから物理アドレスへの変換

Family Applications Before (2)

Application Number Title Priority Date Filing Date
JP2008135642A Pending JP2008299844A (ja) 2007-06-01 2008-05-23 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2012003898A Pending JP2012123814A (ja) 2007-06-01 2012-01-12 ページ属性サポートのある仮想アドレスから物理アドレスへの変換

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2015240378A Active JP6212102B2 (ja) 2007-06-01 2015-12-09 ページ属性サポートのある仮想アドレスから物理アドレスへの変換
JP2017176390A Active JP6567618B2 (ja) 2007-06-01 2017-09-14 ページ属性サポートのある仮想アドレスから物理アドレスへの変換

Country Status (5)

Country Link
US (7) US8799620B2 (enExample)
JP (5) JP2008299844A (enExample)
CN (2) CN102789429B (enExample)
DE (1) DE102008025476A1 (enExample)
GB (1) GB2449749B (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8799620B2 (en) 2007-06-01 2014-08-05 Intel Corporation Linear to physical address translation with support for page attributes
CN101882113B (zh) * 2009-05-05 2012-02-22 北京大学 一种基于客户操作系统内核代码替换的内存虚拟化方法
US9213651B2 (en) * 2009-06-16 2015-12-15 Vmware, Inc. Synchronizing a translation lookaside buffer with page tables
EP2507951B1 (en) 2009-12-04 2013-08-14 Napatech A/S An apparatus and a method of receiving and storing data packets controlled by a central controller
KR101716832B1 (ko) 2009-12-04 2017-03-27 나파테크 에이/에스 큐들의 채움 레벨들의 갱신을 제어함으로써 대역폭을 절감하면서 데이터를 수신 및 저장하는 방법 및 어셈블리
WO2013048497A1 (en) 2011-09-30 2013-04-04 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy
CN107391397B (zh) 2011-09-30 2021-07-27 英特尔公司 支持近存储器和远存储器访问的存储器通道
WO2013048467A1 (en) 2011-09-30 2013-04-04 Intel Corporation Generation of far memory access signals based on usage statistic tracking
WO2013101188A1 (en) * 2011-12-30 2013-07-04 Intel Corporation Memory event notification
US9811472B2 (en) * 2012-06-14 2017-11-07 International Business Machines Corporation Radix table translation of memory
JP5958195B2 (ja) * 2012-08-31 2016-07-27 日本電気株式会社 仮想記憶管理システム、仮想記憶管理装置、仮想記憶初期化方法および仮想記憶初期化プログラム
US9507729B2 (en) * 2013-10-01 2016-11-29 Synopsys, Inc. Method and processor for reducing code and latency of TLB maintenance operations in a configurable processor
CN105814547B (zh) 2013-10-27 2019-12-03 超威半导体公司 输入/输出内存映射单元和北桥
KR20150065435A (ko) * 2013-12-05 2015-06-15 삼성전자주식회사 저장 장치 및 컴퓨팅 시스템
JP2016048502A (ja) * 2014-08-28 2016-04-07 富士通株式会社 情報処理装置及びメモリアクセス処理方法
US9842065B2 (en) * 2015-06-15 2017-12-12 Intel Corporation Virtualization-based platform protection technology
US9672159B2 (en) * 2015-07-02 2017-06-06 Arm Limited Translation buffer unit management
US9996357B2 (en) 2015-10-30 2018-06-12 International Business Machines Corporation Resolving page faults out of context for shared contexts
US9588758B1 (en) 2015-12-18 2017-03-07 International Business Machines Corporation Identifying user managed software modules
US10255196B2 (en) * 2015-12-22 2019-04-09 Intel Corporation Method and apparatus for sub-page write protection
US10713177B2 (en) 2016-09-09 2020-07-14 Intel Corporation Defining virtualized page attributes based on guest page attributes
US10324857B2 (en) * 2017-01-26 2019-06-18 Intel Corporation Linear memory address transformation and management
CN108132894B (zh) * 2017-12-23 2021-11-30 天津国芯科技有限公司 一种cpu中tlb多命中异常的定位装置及方法
US10997083B2 (en) * 2018-09-04 2021-05-04 Arm Limited Parallel page table entry access when performing address translations
US11954026B1 (en) * 2018-09-18 2024-04-09 Advanced Micro Devices, Inc. Paging hierarchies for extended page tables and extended page attributes
CN109918131B (zh) * 2019-03-11 2021-04-30 中电海康无锡科技有限公司 一种基于非阻塞指令cache的指令读取方法
US10877788B2 (en) 2019-03-12 2020-12-29 Intel Corporation Processing vectorized guest physical address translation instructions
KR102400977B1 (ko) * 2020-05-29 2022-05-25 성균관대학교산학협력단 프로세서를 통한 페이지 폴트 처리 방법
CN116662224A (zh) * 2022-02-17 2023-08-29 华为技术有限公司 内存访问的方法、装置、存储介质及计算机程序产品

Family Cites Families (57)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5734251A (en) 1980-08-07 1982-02-24 Toshiba Corp Address conversion and generating system
US4363095A (en) * 1980-12-31 1982-12-07 Honeywell Information Systems Inc. Hit/miss logic for a cache memory
US5173872A (en) 1985-06-13 1992-12-22 Intel Corporation Content addressable memory for microprocessor system
GB2176918B (en) 1985-06-13 1989-11-01 Intel Corp Memory management for microprocessor system
US5182811A (en) 1987-10-02 1993-01-26 Mitsubishi Denki Kabushiki Kaisha Exception, interrupt, and trap handling apparatus which fetches addressing and context data using a single instruction following an interrupt
JP2556870B2 (ja) * 1987-10-02 1996-11-27 健 坂村 データ処理装置
JPH0391046A (ja) * 1989-09-04 1991-04-16 Hitachi Ltd データ処理装置
JPH07117918B2 (ja) 1989-09-25 1995-12-18 株式会社日立製作所 データ処理システム
DE4030267A1 (de) 1990-09-25 1992-05-07 Alten K Verformbare dichtung des spaltes zwischen dem rand einer gebaeudeoeffnung und dem heck eines an diese herangefahrenen fahrzeuges
JPH04131931A (ja) * 1990-09-25 1992-05-06 Nec Software Ltd 実アドレスロード命令制御方式
EP0526114A1 (en) * 1991-07-29 1993-02-03 Motorola, Inc. A method and apparatus for performing address translation in a data processor using masked protection indirection page descriptors
JPH05189320A (ja) * 1992-01-16 1993-07-30 Mitsubishi Electric Corp メモリ管理ユニット
JPH05250260A (ja) * 1992-03-04 1993-09-28 Toshiba Corp 物理アドレス読出し機能を持つ仮想記憶制御方式の情報処理装置
JPH07152654A (ja) * 1993-10-04 1995-06-16 Motorola Inc メモリ・アクセス誤りを処理しアドレス変換キャッシュを更新する方法
JPH07287668A (ja) 1994-04-19 1995-10-31 Hitachi Ltd データ処理装置
US5754818A (en) 1996-03-22 1998-05-19 Sun Microsystems, Inc. Architecture and method for sharing TLB entries through process IDS
US5918251A (en) * 1996-12-23 1999-06-29 Intel Corporation Method and apparatus for preloading different default address translation attributes
US5893166A (en) 1997-05-01 1999-04-06 Oracle Corporation Addressing method and system for sharing a large memory address space using a system space global memory section
US6105113A (en) 1997-08-21 2000-08-15 Silicon Graphics, Inc. System and method for maintaining translation look-aside buffer (TLB) consistency
US6085296A (en) 1997-11-12 2000-07-04 Digital Equipment Corporation Sharing memory pages and page tables among computer processes
US6260131B1 (en) 1997-11-18 2001-07-10 Intrinsity, Inc. Method and apparatus for TLB memory ordering
US6351797B1 (en) * 1997-12-17 2002-02-26 Via-Cyrix, Inc. Translation look-aside buffer for storing region configuration bits and method of operation
US6289432B1 (en) 1998-03-25 2001-09-11 International Business Machines Corporation Sharing segments of storage by enabling the sharing of page tables
US6564311B2 (en) 1999-01-19 2003-05-13 Matsushita Electric Industrial Co., Ltd. Apparatus for translation between virtual and physical addresses using a virtual page number, a physical page number, a process identifier and a global bit
JP2001051900A (ja) * 1999-08-17 2001-02-23 Hitachi Ltd 仮想計算機方式の情報処理装置及びプロセッサ
US6598050B1 (en) 2000-02-11 2003-07-22 Integrated Device Technology, Inc. Apparatus and method for limited data sharing in a multi-tasking system
JP2001282616A (ja) * 2000-04-03 2001-10-12 Mitsubishi Electric Corp メモリ管理方式
US6604187B1 (en) * 2000-06-19 2003-08-05 Advanced Micro Devices, Inc. Providing global translations with address space numbers
US6651156B1 (en) * 2001-03-30 2003-11-18 Mips Technologies, Inc. Mechanism for extending properties of virtual memory pages by a TLB
US7124327B2 (en) * 2002-06-29 2006-10-17 Intel Corporation Control over faults occurring during the operation of guest software in the virtual-machine architecture
US6895491B2 (en) * 2002-09-26 2005-05-17 Hewlett-Packard Development Company, L.P. Memory addressing for a virtual machine implementation on a computer processor supporting virtual hash-page-table searching
US20040123081A1 (en) * 2002-12-20 2004-06-24 Allan Knies Mechanism to increase performance of control speculation
US7284100B2 (en) * 2003-05-12 2007-10-16 International Business Machines Corporation Invalidating storage, clearing buffer entries, and an instruction therefor
US7194582B1 (en) * 2003-05-30 2007-03-20 Mips Technologies, Inc. Microprocessor with improved data stream prefetching
US7177985B1 (en) * 2003-05-30 2007-02-13 Mips Technologies, Inc. Microprocessor with improved data stream prefetching
US7552255B1 (en) * 2003-07-30 2009-06-23 Intel Corporation Dynamically partitioning pipeline resources
US20050144422A1 (en) * 2003-12-30 2005-06-30 Mcalpine Gary L. Virtual to physical address translation
US7302546B2 (en) 2004-01-09 2007-11-27 International Business Machines Corporation Method, system, and article of manufacture for reserving memory
US20050182903A1 (en) * 2004-02-12 2005-08-18 Mips Technologies, Inc. Apparatus and method for preventing duplicate matching entries in a translation lookaside buffer
US7167970B2 (en) 2004-05-24 2007-01-23 Sun Microsystems, Inc. Translating loads for accelerating virtualized partition
EP1617335A1 (fr) 2004-07-12 2006-01-18 Stmicroelectronics SA Procédé de programmation d'un contrôleur de DMA dans un système sur puce et système sur puce associé
US20060036830A1 (en) * 2004-07-31 2006-02-16 Dinechin Christophe De Method for monitoring access to virtual memory pages
US8954751B2 (en) * 2004-10-08 2015-02-10 International Business Machines Corporation Secure memory control parameters in table look aside buffer data fields and support memory array
JP2006185284A (ja) 2004-12-28 2006-07-13 Renesas Technology Corp データ処理装置
US7334076B2 (en) * 2005-03-08 2008-02-19 Microsoft Corporation Method and system for a guest physical address virtualization in a virtual machine environment
US7428626B2 (en) 2005-03-08 2008-09-23 Microsoft Corporation Method and system for a second level address translation in a virtual machine environment
US20060224815A1 (en) * 2005-03-30 2006-10-05 Koichi Yamada Virtualizing memory management unit resources
US7363463B2 (en) * 2005-05-13 2008-04-22 Microsoft Corporation Method and system for caching address translations from multiple address spaces in virtual machines
WO2006127613A2 (en) * 2005-05-24 2006-11-30 Marathon Technologies Corporation Symmetric multiprocessor fault tolerant computer system
US7426626B2 (en) * 2005-08-23 2008-09-16 Qualcomm Incorporated TLB lock indicator
US20070061549A1 (en) * 2005-09-15 2007-03-15 Kaniyur Narayanan G Method and an apparatus to track address translation in I/O virtualization
US7805588B2 (en) * 2005-10-20 2010-09-28 Qualcomm Incorporated Caching memory attribute indicators with cached memory data field
CA2630251C (en) 2005-11-24 2014-01-14 Tonen Chemical Corporation Microporous polyolefin membrane, its production method, battery separator and battery
JP4647477B2 (ja) 2005-12-02 2011-03-09 株式会社トーツヤ・エコー 両面装飾体用の印刷物、その製造方法、及び両面装飾体
US7555628B2 (en) * 2006-08-15 2009-06-30 Intel Corporation Synchronizing a translation lookaside buffer to an extended paging table
US8799620B2 (en) 2007-06-01 2014-08-05 Intel Corporation Linear to physical address translation with support for page attributes
JP4814970B2 (ja) 2009-03-30 2011-11-16 株式会社沖データ 画像形成装置

Similar Documents

Publication Publication Date Title
JP2014067445A5 (enExample)
US20220050791A1 (en) Linear to physical address translation with support for page attributes
US10261917B2 (en) Identifying stale entries in address translation cache
US10255196B2 (en) Method and apparatus for sub-page write protection
US20140108701A1 (en) Memory protection unit in a virtual processing environment
US10339068B2 (en) Fully virtualized TLBs
US10241925B2 (en) Selecting a default page size in a variable page size TLB
WO2009001153A1 (en) Memory protection unit in a virtual processing environment
PT1653343E (pt) Invalidação de armazenamento, eliminação de entradas de uma memória tampão
JPH08320829A (ja) データ処理装置
US9286248B2 (en) Methods and systems for moving and resizing I/O activity logs
CN118113635A (zh) 一种tlb目录的插入方法、装置及系统
EP2889757B1 (en) A load instruction for code conversion
TW202331509A (zh) 記憶體存取故障之登錄訪客實體位址
US20180300253A1 (en) Translate further mechanism
US20240220417A1 (en) Segmented non-contiguous reverse map table
US20120324164A1 (en) Programmable Memory Address
Myint et al. A Simulation Based Study of TLB misses Handling