JP2013065841A - Methods of manufacturing laminate for printed-circuit board and printed-circuit board - Google Patents

Methods of manufacturing laminate for printed-circuit board and printed-circuit board Download PDF

Info

Publication number
JP2013065841A
JP2013065841A JP2012189777A JP2012189777A JP2013065841A JP 2013065841 A JP2013065841 A JP 2013065841A JP 2012189777 A JP2012189777 A JP 2012189777A JP 2012189777 A JP2012189777 A JP 2012189777A JP 2013065841 A JP2013065841 A JP 2013065841A
Authority
JP
Japan
Prior art keywords
electronic element
circuit board
insulator
printed circuit
manufacturing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012189777A
Other languages
Japanese (ja)
Inventor
Kir Yong Shin
吉 容 申
Gyong-Ro Yun
慶 老 尹
Jong-Gyu Choi
宗 奎 崔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electro Mechanics Co Ltd
Original Assignee
Samsung Electro Mechanics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electro Mechanics Co Ltd filed Critical Samsung Electro Mechanics Co Ltd
Publication of JP2013065841A publication Critical patent/JP2013065841A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/30Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341Surface mounted components
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/182Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14Related to the order of processing steps
    • H05K2203/1461Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
    • H05K2203/1469Circuit made after mounting or encapsulation of the components

Abstract

PROBLEM TO BE SOLVED: To provide methods of manufacturing a laminate for a printed-circuit board and the printed-circuit board.SOLUTION: A method of manufacturing a printed-circuit board includes the steps of: forming a preliminary connection of an electronic element onto a face of an insulator in a semi-cured state; applying pressure on the electronic element to prepare a laminate for a printed-circuit board where the electronic element is inserted into the insulator; and forming, on a surface of the laminate for a printed-circuit board, a circuit pattern connected electrically to the electronic element.

Description

本発明は、印刷回路基板用積層板及び印刷回路基板の製造方法に関する。   The present invention relates to a laminate for a printed circuit board and a method for manufacturing the printed circuit board.

近年、携帯用端末機及びノート・パソコンの普及により、高速動作の要求される電子機器が広く使用されつつあり、これにより、高速動作が可能な印刷回路基板が求められている。この高速動作のためには、印刷回路基板において、配線及び電子部品の高密度化が要求される。このような高密度化を達成するために、ビルドアップ(build up)工法が用いられており、SAP(Semi−Additive Proces)、MSAP(Modified Semi−Additive Proces)などにより回路が微細化されている。一方では、抵抗またはキャパシタ、ICなどの部品を基板内に内蔵(embedding)する内蔵型基板(Embedded PCB)が開発されている。この内蔵型印刷回路基板は、基板サイズの減少、表面実装面積の更なる確保、インタコネクション(Interconnection)の面積の確保、及びインピーダンスの減少などの利点があり、持続的に研究開発する必要がある。   In recent years, with the widespread use of portable terminals and notebook computers, electronic devices that are required to operate at high speed are being widely used. Accordingly, printed circuit boards capable of high-speed operation are required. For this high-speed operation, the printed circuit board is required to have a high density of wiring and electronic components. In order to achieve such high density, a build-up method is used, and circuits are miniaturized by SAP (Semi-Additive Processes), MSAP (Modified Semi-Additive Processes), and the like. . On the other hand, an embedded substrate (embedded PCB) in which components such as resistors, capacitors, and ICs are embedded in the substrate has been developed. This built-in printed circuit board has advantages such as a reduction in board size, further securing a surface mounting area, securing an interconnection area, and a reduction in impedance, and needs to be continuously researched and developed. .

これに関連した技術としては特許文献1がある。   As a technique related to this, there is Patent Document 1.

韓国公開特許第2011−0047016号Korean Published Patent No. 2011-0047016

本発明の目的は、絶縁体にキャビティを形成する工程なしに電子素子が挿入され、製造工程が簡略化になる印刷回路基板用積層板及び印刷回路基板の製造方法を提供することにある。   It is an object of the present invention to provide a printed circuit board laminate and a printed circuit board manufacturing method in which an electronic element is inserted without forming a cavity in an insulator and the manufacturing process is simplified.

本発明の一実施形態によれば、半硬化状態の絶縁体の一面に電子素子を仮接するステップと、電子素子を加圧して電子素子を絶縁体に挿入するステップとを含む印刷回路基板用積層板の製造方法が提供される。   According to one embodiment of the present invention, a laminate for a printed circuit board comprising the steps of temporarily contacting an electronic element on one surface of a semi-cured insulator and inserting the electronic element into the insulator by pressurizing the electronic element A method of manufacturing a board is provided.

電子素子を挿入するステップでは、一面に導電層が積層されたキャリアを絶縁体の両面にそれぞれ配置し、キャリアを加圧することができる。   In the step of inserting the electronic element, carriers each having a conductive layer laminated on one surface can be disposed on both surfaces of the insulator, and the carrier can be pressurized.

電子素子を挿入するステップの後に、キャリアを除去するステップをさらに含むことができる。   The method may further include removing the carrier after inserting the electronic element.

電子素子を絶縁体に挿入するステップの後に、導電層と絶縁体とが結合するように絶縁体を硬化させるステップをさらに含むことができる。   After the step of inserting the electronic element into the insulator, the method may further include the step of curing the insulator so that the conductive layer and the insulator are bonded.

電子素子が接着されるように、絶縁体を加熱及び加圧することができる。   The insulator can be heated and pressurized so that the electronic elements are bonded.

本発明の他の実施形態によれば、半硬化状態の絶縁体の一面に電子素子を仮接するステップと、電子素子を加圧して絶縁体に電子素子が挿入された印刷回路基板用積層板を準備するステップと、印刷回路基板用積層板の表面に、電子素子と電気的に接続される回路パターンを形成するステップとを含む印刷回路基板の製造方法が提供される。   According to another embodiment of the present invention, there is provided a step of temporarily contacting an electronic element on one surface of a semi-cured insulator, and a laminate for a printed circuit board in which the electronic element is inserted by pressurizing the electronic element. There is provided a method of manufacturing a printed circuit board, comprising the steps of preparing and forming a circuit pattern electrically connected to an electronic element on the surface of the laminate for a printed circuit board.

電子素子を挿入するステップは、一面に導電層が積層されたキャリアを絶縁体の両面にそれぞれ配置し、キャリアを加圧するステップであってもよい。   The step of inserting the electronic element may be a step of placing carriers having a conductive layer laminated on one side on both sides of the insulator and pressurizing the carrier.

電子素子を挿入するステップの後に、キャリアを除去するステップをさらに含むことができる。   The method may further include removing the carrier after inserting the electronic element.

電子素子を絶縁体に挿入するステップの後に、導電層と絶縁体とが結合するように、絶縁体を硬化させるステップをさらに含むことができる。   After the step of inserting the electronic element into the insulator, the method may further include the step of curing the insulator so that the conductive layer and the insulator are bonded.

導電層に回路パターンを形成するステップをさらに含むことができる。   The method may further include forming a circuit pattern on the conductive layer.

電子素子を仮接するステップでは、電子素子が接着されるように絶縁体を加熱及び加圧することができる。   In the step of temporarily contacting the electronic element, the insulator can be heated and pressurized so that the electronic element is adhered.

本発明の実施例によれば、絶縁体にキャビティを形成する工程なしに、直ちに電子素子を加圧して挿入することにより、印刷回路基板用積層板及び印刷回路基板の製造に必要な時間及び費用を低減でき、絶縁体にキャビティによる界面が形成されないので、電気信号のノイズを低減することができる。   According to the embodiments of the present invention, the time and cost required for manufacturing the printed circuit board laminate and the printed circuit board can be obtained by immediately pressing and inserting the electronic element without the step of forming the cavity in the insulator. Since the interface due to the cavity is not formed in the insulator, the noise of the electric signal can be reduced.

本発明の一実施例に係る印刷回路基板用積層板の製造方法を示すフローチャートである。It is a flowchart which shows the manufacturing method of the laminated board for printed circuit boards which concerns on one Example of this invention. 本発明の一実施例に係る印刷回路基板の製造方法を示すフローチャートである。3 is a flowchart illustrating a method of manufacturing a printed circuit board according to an embodiment of the present invention. 本発明の一実施例により製造される印刷回路基板の一工程を示す図面である。1 is a diagram illustrating a process of a printed circuit board manufactured according to an embodiment of the present invention. 図3に示した工程に続く工程を示す図面である。It is drawing which shows the process following the process shown in FIG. 図4に示した工程に続く工程を示す図面である。5 is a drawing showing a step that follows the step shown in FIG. 4. 図5に示した工程に続く工程を示す図面である。6 is a diagram showing a step that follows the step shown in FIG. 5.

本発明は多様な変換を加えることができ、様々な実施例を有することができるため、特定実施例を図面に例示し、詳細に説明する。しかし、これは本発明を特定の実施形態に対して限定するものではなく、本発明の思想及び技術範囲に含まれるあらゆる変換、均等物及び代替物を含むものとして理解されるべきである。本発明を説明するに当たって、係る公知技術に対する具体的な説明が本発明の要旨をかえって不明にすると判断される場合、その詳細な説明を省略する。   Since the present invention can be modified in various ways and have various embodiments, specific embodiments are illustrated in the drawings and described in detail. However, this is not to be construed as limiting the invention to the specific embodiments, but is to be understood as including all transformations, equivalents, and alternatives falling within the spirit and scope of the invention. In describing the present invention, when it is determined that the specific description of the known technology is not clear, the detailed description thereof will be omitted.

第1、第2などの用語は、多様な構成要素を説明するために用いられるに過ぎず、構成要素がそれらの用語により限定されるものではない。それらの用語は一つの構成要素を他の構成要素から区別する目的だけに用いられる。   The terms such as “first” and “second” are merely used to describe various components, and the components are not limited by these terms. These terms are only used to distinguish one component from another.

本願で用いた用語は、ただ特定の実施例を説明するために用いられたものであって、本発明を限定するものではない。単数の表現は、文の中で明らかに表現しない限り、複数の表現を含む。本願において、「含む」または「有する」などの用語は、明細書上に記載された特徴、数字、ステップ、動作、構成要素、部品またはこれらを組合せたものの存在を指定するものであって、一つまたはそれ以上の他の特徴や数字、ステップ、動作、構成要素、部品またはこれらを組合せたものの存在または付加可能性を予め排除するものではないと理解しなくてはならない。   The terms used in the present application are merely used to describe particular embodiments, and are not intended to limit the present invention. A singular expression includes the plural expression unless it is explicitly expressed in a sentence. In this application, terms such as “comprising” or “having” specify the presence of a feature, number, step, action, component, part, or combination thereof described in the specification, It should be understood that the existence or additional possibilities of one or more other features or numbers, steps, operations, components, parts or combinations thereof are not excluded in advance.

以下、本発明に係る印刷回路基板用積層板及び印刷回路基板の製造方法の実施例を添付図面に基づいて詳細に説明することにし、添付図面を参照して説明するに当たって、図面符号に拘わらず同一かつ対応の構成要素には同一の図面符号を付し、これに対する重複説明は省略する。   Hereinafter, embodiments of a printed circuit board laminate and a printed circuit board manufacturing method according to the present invention will be described in detail with reference to the accompanying drawings. The same and corresponding components are denoted by the same reference numerals, and a duplicate description thereof is omitted.

図1は、本発明の一実施例に係る印刷回路基板用積層板の製造方法を示すフローチャートであり、図2は、本発明の一実施例に係る印刷回路基板の製造方法を示すフローチャートである。図3ないし図6は、本発明の一実施例により製造される印刷回路基板を順により示す図面である。   FIG. 1 is a flowchart illustrating a method for manufacturing a laminated board for a printed circuit board according to an embodiment of the present invention, and FIG. 2 is a flowchart illustrating a method for manufacturing a printed circuit board according to an embodiment of the present invention. . 3 to 6 are diagrams illustrating a printed circuit board manufactured according to an embodiment of the present invention in order.

以下では、図1及び図3ないし図5を参照して、本発明の一実施例に係る印刷回路基板用積層板の製造方法を説明する。   Hereinafter, a method for manufacturing a laminated board for a printed circuit board according to an embodiment of the present invention will be described with reference to FIGS. 1 and 3 to 5.

図1を参照すると、本発明の一実施例によれば、半硬化状態の絶縁体110の一面に電子素子120を仮接するステップ(S110)及び電子素子120を加圧して電子素子120を絶縁体110に挿入するステップ(S120)を含む印刷回路基板用積層板製造方法が提供される。   Referring to FIG. 1, according to an embodiment of the present invention, the electronic element 120 is temporarily contacted with one surface of the semi-cured insulator 110 (S 110), and the electronic element 120 is pressurized so that the electronic element 120 is insulated. A method of manufacturing a laminated board for a printed circuit board, including a step of inserting into 110 (S120) is provided.

電子素子120を仮接するステップ(S110)は、図3に示すように、半硬化状態の絶縁体110の一面に電子素子120を配置し、その後、絶縁体110に電子素子120を付着するステップである。   The step (S110) of temporarily contacting the electronic element 120 is a step of placing the electronic element 120 on one surface of the semi-cured insulator 110 and then attaching the electronic element 120 to the insulator 110 as shown in FIG. is there.

電子素子120は、絶縁体110に完全に結合されなくてもよく、後に行われるステップにおいて動かない程度にだけ接着されてもよい。絶縁体110が半硬化状態であるため、電子素子120を加圧して接着することができ、より安定的な接着のために絶縁体110を加圧するとともに電子素子120を加圧してもよい。   The electronic element 120 may not be fully bonded to the insulator 110 and may be adhered to such an extent that it does not move in a subsequent step. Since the insulator 110 is in a semi-cured state, the electronic element 120 can be pressed to be bonded, and the insulator 110 may be pressed and the electronic element 120 may be pressed for more stable bonding.

絶縁体110は、上述したように半硬化状態で形成され、一例としてプリプレグであってもよい。絶縁体110の厚さは、挿入する電子素子120の厚さの少なくとも2倍以上であってもよい。   The insulator 110 is formed in a semi-cured state as described above, and may be a prepreg as an example. The thickness of the insulator 110 may be at least twice the thickness of the electronic element 120 to be inserted.

電子素子120を挿入するステップ(S120)は、電子素子120を加圧して、半硬化状態の絶縁体110に挿入するステップである。   The step (S120) of inserting the electronic element 120 is a step of pressing the electronic element 120 and inserting it into the semi-cured insulator 110.

このとき、絶縁体110の両面には、図4に示すように、一面に導電層130が積層されたキャリア140をそれぞれ配置することができる。電子素子120を加圧する代わりにキャリア140を加圧して電子素子120を絶縁体110に挿入することができる。絶縁体110及び導電層130は、銅を含んで形成されてもよく、後のステップでキャリア140の除去が容易となるように互いに異なる材質であってもよい。   At this time, as shown in FIG. 4, carriers 140 each having a conductive layer 130 laminated on one surface can be disposed on both surfaces of the insulator 110. Instead of pressurizing the electronic element 120, the carrier 140 can be pressed to insert the electronic element 120 into the insulator 110. The insulator 110 and the conductive layer 130 may include copper, and may be formed of different materials so that the carrier 140 can be easily removed in a later step.

キャリア140を加圧し、絶縁体110に電子素子120が挿入された後に、半硬化状態の絶縁体110を硬化し、絶縁体110と導電層130とを結合させるステップ(S130)をさらに含むことができる。絶縁体110と導電層130とが結合されると、後のステップでキャリア140の除去が容易となる。   The method may further include a step (S130) of pressurizing the carrier 140 and curing the semi-cured insulator 110 after the electronic element 120 is inserted into the insulator 110 to bond the insulator 110 and the conductive layer 130 together. it can. When the insulator 110 and the conductive layer 130 are combined, the carrier 140 can be easily removed in a later step.

上述したように、絶縁層が硬化されると、図5に示すように、導電層130からキャリア140を除去するステップ(S140)をさらに含むことができる。キャリア140を除去する方法としては、通常の方法を用いることができ、例えばキャリア140をエッチングあるいは剥離することで除去することができる。   As described above, when the insulating layer is cured, the method may further include removing the carrier 140 from the conductive layer 130 (S140), as shown in FIG. As a method for removing the carrier 140, a normal method can be used. For example, the carrier 140 can be removed by etching or peeling.

キャリア140を除去した後には、図5に示すように、絶縁体110の表面に導電層130が形成され、キャビティの形成なしに、絶縁体110の内部に電子素子120が内蔵された印刷回路基板用積層板を提供することができる。   After the carrier 140 is removed, as shown in FIG. 5, the printed circuit board in which the conductive layer 130 is formed on the surface of the insulator 110 and the electronic element 120 is built in the insulator 110 without forming a cavity. A laminated board can be provided.

以上では、絶縁体110にキャビティの形成なしに電子素子120が内蔵された印刷回路基板用積層板を提供する方法について説明したが、以下では、キャビティの形成なしに絶縁体110に電子素子120が予め挿入され提供される印刷回路基板用積層板を含む印刷回路基板の製造方法について、図2ないし図6を参考して説明する。   In the above, the method for providing the printed circuit board laminate in which the electronic element 120 is embedded in the insulator 110 without forming the cavity has been described. However, in the following, the electronic element 120 is formed in the insulator 110 without forming the cavity. A method for manufacturing a printed circuit board including a laminate for a printed circuit board inserted and provided in advance will be described with reference to FIGS.

図2に示すように、本発明の他の実施例によれば、半硬化状態の絶縁体110の一面に電子素子120を仮接するステップ(S210)と、電子素子120を加圧して絶縁体110に電子素子120が挿入された印刷回路基板用積層板を準備するステップ(S220)と、印刷回路基板用積層板の表面に電子素子120と電気的に接続する回路パターン132を形成するステップ(S230)と、を含む印刷回路基板の製造方法が提供される。   As shown in FIG. 2, according to another embodiment of the present invention, a step (S210) of temporarily contacting the electronic element 120 to one surface of the semi-cured insulator 110, and pressurizing the electronic element 120 to form the insulator 110 Preparing a printed circuit board laminate having the electronic element 120 inserted therein (S220), and forming a circuit pattern 132 electrically connected to the electronic element 120 on the surface of the printed circuit board laminate (S230). And a method for manufacturing a printed circuit board.

電子素子120を仮接するステップ(S210)及び電子素子120を加圧して絶縁体110に電子素子120が挿入された印刷回路基板用積層板を準備するステップ(S220)は、上述した印刷回路基板用積層板の製造方法と同様であるので、その説明を省略する。   The step of temporarily contacting the electronic element 120 (S210) and the step of preparing the printed circuit board laminate in which the electronic element 120 is inserted into the insulator 110 by pressurizing the electronic element 120 (S220) are for the printed circuit board described above. Since it is the same as the manufacturing method of a laminated board, the description is abbreviate | omitted.

絶縁体110の表面に導電層130が形成され、絶縁体110の内部に電子素子120が挿入された印刷回路基板用積層板が準備されると(S220)、図6に示すように、絶縁体110の表面に形成された導電層130に回路パターン132を形成するステップ(S230)をさらに含むことができる。   When a laminate for a printed circuit board in which the conductive layer 130 is formed on the surface of the insulator 110 and the electronic element 120 is inserted into the insulator 110 is prepared (S220), as shown in FIG. The circuit pattern 132 may be further formed on the conductive layer 130 formed on the surface 110 (S230).

回路パターン132を形成するステップは、絶縁体110の内部に挿入された電子素子120と電気的に接続されるように、回路パターン132を形成するステップである。回路パターン132を形成する方法は、通常の方法を用いることができ、例えばフォトレジストを用いた湿式エッチングなどの方法により回路パターン132を形成することができる。   The step of forming the circuit pattern 132 is a step of forming the circuit pattern 132 so as to be electrically connected to the electronic element 120 inserted into the insulator 110. As a method of forming the circuit pattern 132, a normal method can be used. For example, the circuit pattern 132 can be formed by a method such as wet etching using a photoresist.

本発明によれば、印刷回路基板用積層板及び印刷回路基板の製造方法は、絶縁体110にキャビティの形成なしに、直ちに電子素子120が挿入されるので、製造ステップが簡略化になり、キャビティの形成による絶縁体との界面が存在しないので、電子素子120から伝達される電子信号のノイズが低減される。   According to the present invention, in the printed circuit board laminate and the printed circuit board manufacturing method, since the electronic element 120 is immediately inserted without forming the cavity in the insulator 110, the manufacturing steps are simplified and the cavity is formed. Since there is no interface with the insulator due to the formation of, the noise of the electronic signal transmitted from the electronic element 120 is reduced.

以上、本発明の一実施例について説明したが、当該技術分野で通常の知識を有した者であれば、特許請求範囲に記載した本発明の思想から逸脱しない範囲内で、構成要素の付加、変更、削除または追加などにより本発明を多様に修正及び変更させることができ、これも本発明の権利範囲内に含まれるものであることを理解できよう。   In the above, one embodiment of the present invention has been described. However, those who have ordinary knowledge in the technical field can add components without departing from the spirit of the present invention described in the claims. It will be understood that the present invention can be modified and changed in various ways by changes, deletions, additions, and the like, and that these are also included in the scope of the present invention.

110 絶縁体
120 電子素子
130 導電層
132 回路パターン
140 キャリア
110 Insulator 120 Electronic Element 130 Conductive Layer 132 Circuit Pattern 140 Carrier

Claims (11)

半硬化状態の絶縁体の一面に電子素子を仮接するステップと、
前記電子素子を加圧して前記電子素子を前記絶縁体に挿入するステップと
を含む印刷回路基板用積層板の製造方法。
Temporarily attaching an electronic element to one surface of a semi-cured insulator;
Pressurizing the electronic element and inserting the electronic element into the insulator.
前記電子素子を挿入するステップが、
一面に導電層が積層されたキャリアを前記絶縁体の両面にそれぞれ配置し、前記キャリアを加圧するステップであることを特徴とする請求項1に記載の印刷回路基板用積層板の製造方法。
Inserting the electronic element comprises:
2. The method for manufacturing a laminated board for a printed circuit board according to claim 1, wherein the carrier is a step of placing a carrier having a conductive layer laminated on one side thereof on both sides of the insulator and pressurizing the carrier.
前記電子素子を挿入するステップの後に、
前記キャリアを除去するステップをさらに含むことを特徴とする請求項2に記載の印刷回路基板用積層板の製造方法。
After the step of inserting the electronic element,
The method for manufacturing a laminated board for a printed circuit board according to claim 2, further comprising a step of removing the carrier.
前記電子素子を前記絶縁体に挿入するステップの後に、
前記導電層と前記絶縁体とが結合するように、前記絶縁体を硬化させるステップをさらに含むことを特徴とする請求項2に記載の印刷回路基板用積層板の製造方法。
After inserting the electronic element into the insulator,
The method for manufacturing a laminated board for a printed circuit board according to claim 2, further comprising a step of curing the insulator so that the conductive layer and the insulator are bonded to each other.
前記電子素子を仮接するステップが、
前記電子素子が接着されるように、前記絶縁体を加熱及び加圧することを特徴とする請求項1に記載の印刷回路基板用積層板の製造方法。
The step of temporarily touching the electronic element comprises:
The method for manufacturing a laminated board for a printed circuit board according to claim 1, wherein the insulator is heated and pressurized so that the electronic element is bonded.
半硬化状態の絶縁体の一面に電子素子を仮接するステップと、
前記電子素子を加圧して前記絶縁体に前記電子素子が挿入された印刷回路基板用積層板を準備するステップと、
前記印刷回路基板用積層板の表面に前記電子素子と電気的に接続する回路パターンを形成するステップと
を含む印刷回路基板の製造方法。
Temporarily attaching an electronic element to one surface of a semi-cured insulator;
Preparing a laminate for a printed circuit board by pressurizing the electronic element and inserting the electronic element into the insulator;
Forming a circuit pattern electrically connected to the electronic element on a surface of the printed circuit board laminate. A method of manufacturing a printed circuit board.
前記電子素子を挿入するステップが、
一面に導電層が積層されたキャリアを前記絶縁体の両面にそれぞれ配置し、前記キャリアを加圧するステップであることを特徴とする請求項6に記載の印刷回路基板の製造方法。
Inserting the electronic element comprises:
The method of manufacturing a printed circuit board according to claim 6, wherein the carrier is a step in which a carrier having a conductive layer laminated on one surface is disposed on both surfaces of the insulator, and the carrier is pressurized.
前記電子素子を挿入するステップの後に、
前記キャリアを除去するステップをさらに含むことを特徴とする請求項7に記載の印刷回路基板の製造方法。
After the step of inserting the electronic element,
The method of manufacturing a printed circuit board according to claim 7, further comprising a step of removing the carrier.
前記電子素子を前記絶縁体に挿入するステップの後に、
前記導電層と前記絶縁体とが結合するように、前記絶縁体を硬化させるステップをさらに含むことを特徴とする請求項7に記載の印刷回路基板の製造方法。
After inserting the electronic element into the insulator,
The method of manufacturing a printed circuit board according to claim 7, further comprising a step of curing the insulator so that the conductive layer and the insulator are bonded to each other.
前記導電層に前記回路パターンを形成するステップをさらに含むことを特徴とする請求項6に記載の印刷回路基板の製造方法。   The method of manufacturing a printed circuit board according to claim 6, further comprising forming the circuit pattern on the conductive layer. 前記電子素子を仮接するステップが、
前記電子素子が接着されるように、前記絶縁体を加熱及び加圧することを特徴とする請求項6に記載の印刷回路基板の製造方法。
The step of temporarily touching the electronic element comprises:
The method of manufacturing a printed circuit board according to claim 6, wherein the insulator is heated and pressurized so that the electronic element is bonded.
JP2012189777A 2011-09-19 2012-08-30 Methods of manufacturing laminate for printed-circuit board and printed-circuit board Pending JP2013065841A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2011-0094112 2011-09-19
KR1020110094112A KR20130030555A (en) 2011-09-19 2011-09-19 Manufacturing method for a laminate for printed circuit board and printed circiut board

Publications (1)

Publication Number Publication Date
JP2013065841A true JP2013065841A (en) 2013-04-11

Family

ID=48180089

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012189777A Pending JP2013065841A (en) 2011-09-19 2012-08-30 Methods of manufacturing laminate for printed-circuit board and printed-circuit board

Country Status (2)

Country Link
JP (1) JP2013065841A (en)
KR (1) KR20130030555A (en)

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002076637A (en) * 2000-08-29 2002-03-15 Matsushita Electric Ind Co Ltd Substrate incorporating chip component, and manufacturing method of the substrate
JP2002261449A (en) * 2000-12-27 2002-09-13 Matsushita Electric Ind Co Ltd Module with built-in component and its manufacturing method
JP2002374052A (en) * 2001-06-13 2002-12-26 Matsushita Electric Ind Co Ltd Method of manufacturing electronic-component-mounted component, the electronic-component-mounted component, method of manufacturing electronic-component-mounted finished product and the electronic-component-mounted finished product
JP2005039158A (en) * 2003-07-18 2005-02-10 Matsushita Electric Ind Co Ltd Module with built-in component and method of manufacturing the same

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002076637A (en) * 2000-08-29 2002-03-15 Matsushita Electric Ind Co Ltd Substrate incorporating chip component, and manufacturing method of the substrate
JP2002261449A (en) * 2000-12-27 2002-09-13 Matsushita Electric Ind Co Ltd Module with built-in component and its manufacturing method
JP2002374052A (en) * 2001-06-13 2002-12-26 Matsushita Electric Ind Co Ltd Method of manufacturing electronic-component-mounted component, the electronic-component-mounted component, method of manufacturing electronic-component-mounted finished product and the electronic-component-mounted finished product
JP2005039158A (en) * 2003-07-18 2005-02-10 Matsushita Electric Ind Co Ltd Module with built-in component and method of manufacturing the same

Also Published As

Publication number Publication date
KR20130030555A (en) 2013-03-27

Similar Documents

Publication Publication Date Title
JP5101542B2 (en) Chip built-in printed circuit board and manufacturing method thereof
JP2011023751A5 (en)
US8130508B2 (en) Electronic component embedded printed circuit board and manufacturing method thereof
JP2010027917A (en) Circuit substrate with built in electric/electronic components and manufacturing method of the same
JP6795137B2 (en) Manufacturing method of printed circuit board with built-in electronic elements
US20200120805A1 (en) Embedded circuit board and method of making same
TW201501600A (en) Printed circuit board and method for manufacturing same
WO2014125567A1 (en) Substrate with built-in component, and manufacturing method for same
US8674232B2 (en) Device-embedded flexible printed circuit board and manufacturing method thereof
US20120255764A1 (en) Printed circuit board and manufacturing method thereof
KR101140882B1 (en) A printed circuit board having a bump and a method of manufacturing the same
JP2013065841A (en) Methods of manufacturing laminate for printed-circuit board and printed-circuit board
JP2011222962A (en) Print circuit board and method of manufacturing the same
US9443830B1 (en) Printed circuits with embedded semiconductor dies
JP2006165296A (en) Wiring substrate and its manufacturing method
JP4395959B2 (en) Method for manufacturing printed wiring board
KR101156776B1 (en) A method of manufacturing a printed circuit board
KR101044133B1 (en) A carrier for manufacturing a printed circuit board and a method of manufacturing the same and a method of manufacturing a printed circuit board using the same
KR101044123B1 (en) A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
WO2014188493A1 (en) Component-embedded substrate and manufacturing method for same
KR20110060623A (en) A carrier member for manufacturing a substrate and a method of manufacturing a substrate using the same
KR100311814B1 (en) Method of elimina ting void in multi-layer printed circuit board for wieress terminal
WO2011135670A1 (en) Method of manufacturing substrate with built-in part, and substrate with built-in part using same
TWI292293B (en)
CN112118688A (en) Process for increasing layer of back-adhesive copper foil

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130528

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130828

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130902

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20131210