JP2013019830A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013019830A5 JP2013019830A5 JP2011154675A JP2011154675A JP2013019830A5 JP 2013019830 A5 JP2013019830 A5 JP 2013019830A5 JP 2011154675 A JP2011154675 A JP 2011154675A JP 2011154675 A JP2011154675 A JP 2011154675A JP 2013019830 A5 JP2013019830 A5 JP 2013019830A5
- Authority
- JP
- Japan
- Prior art keywords
- parallel
- parallel data
- bit
- circuit
- serial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011154675A JP5832800B2 (ja) | 2011-07-13 | 2011-07-13 | 半導体集積回路および半導体集積回路のテスト方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2011154675A JP5832800B2 (ja) | 2011-07-13 | 2011-07-13 | 半導体集積回路および半導体集積回路のテスト方法 |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2013019830A JP2013019830A (ja) | 2013-01-31 |
JP2013019830A5 true JP2013019830A5 (zh) | 2014-07-10 |
JP5832800B2 JP5832800B2 (ja) | 2015-12-16 |
Family
ID=47691400
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011154675A Expired - Fee Related JP5832800B2 (ja) | 2011-07-13 | 2011-07-13 | 半導体集積回路および半導体集積回路のテスト方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP5832800B2 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111183517B (zh) * | 2018-01-17 | 2023-06-16 | 默升科技集团有限公司 | 具有中介层的并行prbs测试的ic裸片 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS60200632A (ja) * | 1984-03-26 | 1985-10-11 | Fujitsu Ltd | 符号誤り検出回路 |
JPS6116368A (ja) * | 1984-07-02 | 1986-01-24 | Mitsubishi Electric Corp | 画像処理装置の検査装置 |
JPH0653938A (ja) * | 1992-07-30 | 1994-02-25 | Nec Corp | シリアルデータ伝送方式 |
US7447965B2 (en) * | 2005-05-03 | 2008-11-04 | Agere Systems Inc. | Offset test pattern apparatus and method |
-
2011
- 2011-07-13 JP JP2011154675A patent/JP5832800B2/ja not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI403745B (zh) | 非同步掃描鍊電路 | |
KR100859394B1 (ko) | 반도체 집적 회로의 테스트 방법 및 테스트 패턴 발생 회로 | |
KR20160042496A (ko) | 듀티 사이클 에러 검출 장치 및 이를 포함하는 듀티 사이클 보정 장치 | |
JP2008042367A (ja) | 半導体装置 | |
JP5577232B2 (ja) | 時間デジタル変換器 | |
US9989590B2 (en) | Self-test circuit in integrated circuit, and data processing circuit | |
JP6687392B2 (ja) | シリアライザ装置 | |
JP2013019830A5 (zh) | ||
US20090037800A1 (en) | Data parallelizing receiver | |
CN102638251B (zh) | 检测和防止设定失败的电路及方法 | |
JP2008151719A (ja) | 半導体集積回路 | |
US8912824B1 (en) | Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuit | |
US7454674B2 (en) | Digital jitter detector | |
US9484902B2 (en) | Delay circuit | |
JP2017060050A (ja) | 半導体装置、デマルチプレクサ、半導体回路、データ処理方法及び検査方法 | |
JP5832800B2 (ja) | 半導体集積回路および半導体集積回路のテスト方法 | |
JP2017059185A (ja) | スキャンテスト回路及びスキャンテスト装置 | |
US8539327B2 (en) | Semiconductor integrated circuit for testing logic circuit | |
JP5383856B2 (ja) | 送信回路 | |
Sato et al. | A delay measurement mechanism for asynchronous circuits of bundled-data model | |
JP5732990B2 (ja) | 半導体回路 | |
TW201334420A (zh) | 決定延遲線結構之量測初始化的量測初始化路徑,以及於延遲線結構執行量測初始化的方法 | |
JP3570944B2 (ja) | 半導体集積回路 | |
TWI612427B (zh) | 資料傳輸裝置及其資料傳輸方法 | |
Zhang et al. | Delay measurement of dual-rail asynchronous circuits for small-delay defect detection |