JP2011505647A5 - - Google Patents

Download PDF

Info

Publication number
JP2011505647A5
JP2011505647A5 JP2010537031A JP2010537031A JP2011505647A5 JP 2011505647 A5 JP2011505647 A5 JP 2011505647A5 JP 2010537031 A JP2010537031 A JP 2010537031A JP 2010537031 A JP2010537031 A JP 2010537031A JP 2011505647 A5 JP2011505647 A5 JP 2011505647A5
Authority
JP
Japan
Prior art keywords
thread
tlb
control logic
locked
sleep
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2010537031A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011505647A (ja
Filing date
Publication date
Priority claimed from US11/949,284 external-priority patent/US8140823B2/en
Application filed filed Critical
Publication of JP2011505647A publication Critical patent/JP2011505647A/ja
Publication of JP2011505647A5 publication Critical patent/JP2011505647A5/ja
Pending legal-status Critical Current

Links

JP2010537031A 2007-12-03 2008-12-03 ロックインジケータを有するマルチスレッドプロセッサ Pending JP2011505647A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/949,284 US8140823B2 (en) 2007-12-03 2007-12-03 Multithreaded processor with lock indicator
PCT/US2008/085402 WO2009073722A1 (en) 2007-12-03 2008-12-03 Multithreaded processor with lock indicator

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2013034561A Division JP2013145568A (ja) 2007-12-03 2013-02-25 ロックインジケータを有するマルチスレッドプロセッサ

Publications (2)

Publication Number Publication Date
JP2011505647A JP2011505647A (ja) 2011-02-24
JP2011505647A5 true JP2011505647A5 (enExample) 2012-10-18

Family

ID=40427128

Family Applications (3)

Application Number Title Priority Date Filing Date
JP2010537031A Pending JP2011505647A (ja) 2007-12-03 2008-12-03 ロックインジケータを有するマルチスレッドプロセッサ
JP2013034561A Pending JP2013145568A (ja) 2007-12-03 2013-02-25 ロックインジケータを有するマルチスレッドプロセッサ
JP2014116111A Pending JP2014197408A (ja) 2007-12-03 2014-06-04 ロックインジケータを有するマルチスレッドプロセッサ

Family Applications After (2)

Application Number Title Priority Date Filing Date
JP2013034561A Pending JP2013145568A (ja) 2007-12-03 2013-02-25 ロックインジケータを有するマルチスレッドプロセッサ
JP2014116111A Pending JP2014197408A (ja) 2007-12-03 2014-06-04 ロックインジケータを有するマルチスレッドプロセッサ

Country Status (6)

Country Link
US (1) US8140823B2 (enExample)
EP (1) EP2232370B1 (enExample)
JP (3) JP2011505647A (enExample)
KR (1) KR101146359B1 (enExample)
CN (1) CN101884029B (enExample)
WO (1) WO2009073722A1 (enExample)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8725992B2 (en) 2008-02-01 2014-05-13 International Business Machines Corporation Programming language exposing idiom calls to a programming idiom accelerator
US8312458B2 (en) 2008-02-01 2012-11-13 International Business Machines Corporation Central repository for wake-and-go mechanism
US8640141B2 (en) 2008-02-01 2014-01-28 International Business Machines Corporation Wake-and-go mechanism with hardware private array
US8225120B2 (en) * 2008-02-01 2012-07-17 International Business Machines Corporation Wake-and-go mechanism with data exclusivity
US8341635B2 (en) 2008-02-01 2012-12-25 International Business Machines Corporation Hardware wake-and-go mechanism with look-ahead polling
US8880853B2 (en) * 2008-02-01 2014-11-04 International Business Machines Corporation CAM-based wake-and-go snooping engine for waking a thread put to sleep for spinning on a target address lock
US8788795B2 (en) 2008-02-01 2014-07-22 International Business Machines Corporation Programming idiom accelerator to examine pre-fetched instruction streams for multiple processors
US8452947B2 (en) 2008-02-01 2013-05-28 International Business Machines Corporation Hardware wake-and-go mechanism and content addressable memory with instruction pre-fetch look-ahead to detect programming idioms
US8250396B2 (en) * 2008-02-01 2012-08-21 International Business Machines Corporation Hardware wake-and-go mechanism for a data processing system
US8145849B2 (en) * 2008-02-01 2012-03-27 International Business Machines Corporation Wake-and-go mechanism with system bus response
US8386822B2 (en) * 2008-02-01 2013-02-26 International Business Machines Corporation Wake-and-go mechanism with data monitoring
US8015379B2 (en) * 2008-02-01 2011-09-06 International Business Machines Corporation Wake-and-go mechanism with exclusive system bus response
US8127080B2 (en) * 2008-02-01 2012-02-28 International Business Machines Corporation Wake-and-go mechanism with system address bus transaction master
US8516484B2 (en) 2008-02-01 2013-08-20 International Business Machines Corporation Wake-and-go mechanism for a data processing system
US8612977B2 (en) 2008-02-01 2013-12-17 International Business Machines Corporation Wake-and-go mechanism with software save of thread state
US8171476B2 (en) 2008-02-01 2012-05-01 International Business Machines Corporation Wake-and-go mechanism with prioritization of threads
US8732683B2 (en) * 2008-02-01 2014-05-20 International Business Machines Corporation Compiler providing idiom to idiom accelerator
US8316218B2 (en) 2008-02-01 2012-11-20 International Business Machines Corporation Look-ahead wake-and-go engine with speculative execution
US8479166B2 (en) * 2008-08-25 2013-07-02 International Business Machines Corporation Detecting locking discipline violations on shared resources
US8886919B2 (en) * 2009-04-16 2014-11-11 International Business Machines Corporation Remote update programming idiom accelerator with allocated processor resources
US8082315B2 (en) * 2009-04-16 2011-12-20 International Business Machines Corporation Programming idiom accelerator for remote update
US8230201B2 (en) 2009-04-16 2012-07-24 International Business Machines Corporation Migrating sleeping and waking threads between wake-and-go mechanisms in a multiple processor data processing system
US8145723B2 (en) 2009-04-16 2012-03-27 International Business Machines Corporation Complex remote update programming idiom accelerator
JP5428617B2 (ja) * 2009-07-28 2014-02-26 富士通株式会社 プロセッサ及び演算処理方法
CN102486753B (zh) 2009-11-30 2015-09-16 国际商业机器公司 构建及允许访问高速缓存的方法、设备及存储系统
US8775836B2 (en) * 2010-12-23 2014-07-08 Intel Corporation Method, apparatus and system to save processor state for efficient transition between processor power states
US9633407B2 (en) * 2011-07-29 2017-04-25 Intel Corporation CPU/GPU synchronization mechanism
US9009410B2 (en) * 2011-08-23 2015-04-14 Ceva D.S.P. Ltd. System and method for locking data in a cache memory
TWI454905B (zh) 2011-09-30 2014-10-01 Intel Corp 在多核心平台中之受限制的啓動技術
CN102426540B (zh) * 2011-11-14 2013-06-05 苏州阔地网络科技有限公司 一种分布式即时通信软件中全局会话备份切换方法及装置
CN103377086A (zh) * 2012-04-27 2013-10-30 华为技术有限公司 用于异步多核系统操作共享资源的方法、装置及系统
GB2499277B (en) 2012-08-30 2014-04-02 Imagination Tech Ltd Global register protection in a multi-threaded processor
US9501332B2 (en) * 2012-12-20 2016-11-22 Qualcomm Incorporated System and method to reset a lock indication
US10007323B2 (en) 2012-12-26 2018-06-26 Intel Corporation Platform power consumption reduction via power state switching
US9361116B2 (en) 2012-12-28 2016-06-07 Intel Corporation Apparatus and method for low-latency invocation of accelerators
US10140129B2 (en) 2012-12-28 2018-11-27 Intel Corporation Processing core having shared front end unit
US20140189333A1 (en) * 2012-12-28 2014-07-03 Oren Ben-Kiki Apparatus and method for task-switchable synchronous hardware accelerators
US9417873B2 (en) 2012-12-28 2016-08-16 Intel Corporation Apparatus and method for a hybrid latency-throughput processor
US10346195B2 (en) 2012-12-29 2019-07-09 Intel Corporation Apparatus and method for invocation of a multi threaded accelerator
US10114752B2 (en) * 2014-06-27 2018-10-30 International Business Machines Corporation Detecting cache conflicts by utilizing logical address comparisons in a transactional memory
GB2529899B (en) * 2014-09-08 2021-06-23 Advanced Risc Mach Ltd Shared Resources in a Data Processing Apparatus for Executing a Plurality of Threads
US9665376B2 (en) * 2014-12-15 2017-05-30 International Business Machines Corporation Sharing program interrupt logic in a multithreaded processor
KR101638136B1 (ko) * 2015-05-14 2016-07-08 주식회사 티맥스 소프트 멀티 스레드 구조에서 작업 분배 시 스레드 간 락 경쟁을 최소화하는 방법 및 이를 사용한 장치
GB2539958B (en) * 2015-07-03 2019-09-25 Advanced Risc Mach Ltd Data processing systems
US9864700B1 (en) * 2016-08-17 2018-01-09 Advanced Micro Devices, Inc. Method and apparatus for power reduction in a multi-threaded mode
JP2018041204A (ja) 2016-09-06 2018-03-15 東芝メモリ株式会社 メモリ装置及び情報処理システム
KR101823129B1 (ko) * 2016-11-24 2018-03-09 주식회사 실크로드소프트 컴퓨팅 장치의 리소스를 분배하는 컴퓨터 프로그램, 방법 및 장치
KR102468506B1 (ko) * 2016-11-24 2022-11-21 주식회사 실크로드소프트 컴퓨팅 장치의 리소스를 분배하는 컴퓨터 프로그램, 방법 및 장치
CN107451257A (zh) * 2017-07-31 2017-12-08 郑州云海信息技术有限公司 一种基于分布式文件系统的可维护性系统和方法
US11361400B1 (en) 2021-05-06 2022-06-14 Arm Limited Full tile primitives in tile-based graphics processing
US12013791B2 (en) 2021-06-01 2024-06-18 International Business Machines Corporation Reset dynamic address translation protection instruction
US11593275B2 (en) 2021-06-01 2023-02-28 International Business Machines Corporation Operating system deactivation of storage block write protection absent quiescing of processors
US11983538B2 (en) * 2022-04-18 2024-05-14 Cadence Design Systems, Inc. Load-store unit dual tags and replays

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6754784B1 (en) * 2000-02-01 2004-06-22 Cirrus Logic, Inc. Methods and circuits for securing encached information
US20010052053A1 (en) * 2000-02-08 2001-12-13 Mario Nemirovsky Stream processing unit for a multi-streaming processor
US6742103B2 (en) * 2000-08-21 2004-05-25 Texas Instruments Incorporated Processing system with shared translation lookaside buffer
US7159220B2 (en) * 2001-09-28 2007-01-02 Intel Corporation Flexible acceleration of java thread synchronization on multiprocessor computers
US7234143B2 (en) * 2002-06-20 2007-06-19 Hewlett-Packard Development Company, L.P. Spin-yielding in multi-threaded systems
AU2003250575A1 (en) * 2002-08-07 2004-02-25 Mmagix Technology Limited Apparatus, method and system for a synchronicity independent, resource delegating, power and instruction optimizing processor
US7213093B2 (en) 2003-06-27 2007-05-01 Intel Corporation Queued locks using monitor-memory wait
US7188229B2 (en) * 2004-01-17 2007-03-06 Sun Microsystems, Inc. Method and apparatus for memory management in a multi-processor computer system
JP4576172B2 (ja) * 2004-07-29 2010-11-04 富士通株式会社 演算処理装置，情報処理装置及び演算処理装置の制御方法
US7398371B2 (en) * 2005-06-23 2008-07-08 Qualcomm Incorporated Shared translation look-aside buffer and method
US7617380B2 (en) * 2005-08-25 2009-11-10 Broadcom Corporation System and method for synchronizing translation lookaside buffer access in a multithread processor
US20070136725A1 (en) * 2005-12-12 2007-06-14 International Business Machines Corporation System and method for optimized preemption and reservation of software locks

Similar Documents

Publication Publication Date Title
JP2011505647A5 (enExample)
CN101884029B (zh) 具有锁定指示器的多线程处理器
CN108475236B (zh) 测量地址转换延迟
US7257679B2 (en) Sharing monitored cache lines across multiple cores
US8214598B2 (en) System, method, and apparatus for a cache flush of a range of pages and TLB invalidation of a range of entries
TWI352899B (en) Method and system to indicate an exception-trigger
US8145874B2 (en) System and method of data forwarding within an execution unit
US8959320B2 (en) Preventing update training of first predictor with mismatching second predictor for branch instructions with alternating pattern hysteresis
JP2006031691A5 (enExample)
US8904073B2 (en) Coherence processing with error checking
JP2002041489A (ja) 同期信号生成回路、それを用いたプロセッサシステムおよび同期信号生成方法
US9218287B2 (en) Virtual computer system, virtual computer control method, virtual computer control program, recording medium, and integrated circuit
JP2010541067A5 (enExample)
US7430642B2 (en) System and method for unified cache access using sequential instruction information
US8131953B2 (en) Tracking store ordering hazards in an out-of-order store queue
US7669203B2 (en) Virtual multithreading translation mechanism including retrofit capability
US9886396B2 (en) Scalable event handling in multi-threaded processor cores
US10120687B2 (en) Programmable controller
TWI574152B (zh) 具有上下文切換之微控制器
US7702881B2 (en) Method and system for data transfers across different address spaces
US20160055001A1 (en) Low power instruction buffer for high performance processors
KR101538425B1 (ko) 프로세서 및 프로세서에서의 명령 처리방법
JPH0373021A (ja) マイクロコンピュータ