JP2011129130A5 - - Google Patents

Download PDF

Info

Publication number
JP2011129130A5
JP2011129130A5 JP2010283132A JP2010283132A JP2011129130A5 JP 2011129130 A5 JP2011129130 A5 JP 2011129130A5 JP 2010283132 A JP2010283132 A JP 2010283132A JP 2010283132 A JP2010283132 A JP 2010283132A JP 2011129130 A5 JP2011129130 A5 JP 2011129130A5
Authority
JP
Japan
Prior art keywords
instruction
interrupt
instructions
processor
branch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010283132A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011129130A (ja
JP5485129B2 (ja
Filing date
Publication date
Priority claimed from US12/642,970 external-priority patent/US8473725B2/en
Application filed filed Critical
Publication of JP2011129130A publication Critical patent/JP2011129130A/ja
Publication of JP2011129130A5 publication Critical patent/JP2011129130A5/ja
Application granted granted Critical
Publication of JP5485129B2 publication Critical patent/JP5485129B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010283132A 2009-12-21 2010-12-20 コンピュータシステムにおいて割込みを処理するシステムおよび方法 Active JP5485129B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/642,970 2009-12-21
US12/642,970 US8473725B2 (en) 2009-12-21 2009-12-21 System and method for processing interrupts in a computing system

Publications (3)

Publication Number Publication Date
JP2011129130A JP2011129130A (ja) 2011-06-30
JP2011129130A5 true JP2011129130A5 (enExample) 2014-02-13
JP5485129B2 JP5485129B2 (ja) 2014-05-07

Family

ID=43745712

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010283132A Active JP5485129B2 (ja) 2009-12-21 2010-12-20 コンピュータシステムにおいて割込みを処理するシステムおよび方法

Country Status (4)

Country Link
US (1) US8473725B2 (enExample)
EP (1) EP2348399B1 (enExample)
JP (1) JP5485129B2 (enExample)
CA (1) CA2725906C (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9372811B2 (en) * 2012-12-13 2016-06-21 Arm Limited Retention priority based cache replacement policy
CN103577242B (zh) * 2013-11-14 2016-11-02 中国科学院声学研究所 针对已调度汇编代码的控制流图重构方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5922070A (en) * 1994-01-11 1999-07-13 Texas Instruments Incorporated Pipelined data processing including program counter recycling
US5774709A (en) * 1995-12-06 1998-06-30 Lsi Logic Corporation Enhanced branch delay slot handling with single exception program counter
JP3439033B2 (ja) * 1996-07-08 2003-08-25 株式会社日立製作所 割り込み制御装置及びプロセッサ
US6055628A (en) * 1997-01-24 2000-04-25 Texas Instruments Incorporated Microprocessor with a nestable delayed branch instruction without branch related pipeline interlocks

Similar Documents

Publication Publication Date Title
CN101681259B (zh) 用于使用局部条件码寄存器以加速管线处理器中的条件指令执行的系统和方法
KR100819232B1 (ko) 순차 멀티스레딩 프로세서, 순차 멀티스레딩 프로세서의 처리량 향상 방법 및 컴퓨터 판독 가능 기록 매체
WO2014009689A3 (en) Controlling an order for processing data elements during vector processing
JP2011529603A5 (enExample)
EP2972787B1 (en) Eliminating redundant synchronization barriers in instruction processing circuits, and related processor systems, methods, and computer-readable media
JP2011528817A5 (enExample)
JP2010541067A5 (enExample)
JP2015522196A5 (enExample)
EP3091433A3 (en) System and method to reduce load-store collision penalty in speculative out of order engine
HRP20190661T1 (hr) Filtriranje prekidanja programa kod provođenja transakcije
CN104461468B (zh) 基于处理器指令快速完成的精确异常维护方法及装置
CN109328341B (zh) 识别引起远程事务执行中止的存储的处理器、方法和系统
US20080244244A1 (en) Parallel instruction processing and operand integrity verification
TW200703105A (en) System and method for handling multi-cycle non-pipelined instruction sequencing
EP3118738B1 (en) Method and system for processing interruptible instructions in a microcontroller
JP2019101543A (ja) プロセッサ及びパイプライン処理方法
JP2011129130A5 (enExample)
JP2015535634A5 (enExample)
CN105094750B (zh) 一种多线程处理器的返回地址预测方法和装置
US20130151809A1 (en) Arithmetic processing device and method of controlling arithmetic processing device
US8966230B2 (en) Dynamic selection of execution stage
CN114281413A (zh) 流水线冲突处理方法、数据处理装置、电子设备和介质
CN104123195A (zh) 一种指令清除方法及装置
JP4092112B2 (ja) 演算処理装置
JP6477248B2 (ja) 演算処理装置及び演算処理装置の処理方法