JP2018537800A5 - - Google Patents

Download PDF

Info

Publication number
JP2018537800A5
JP2018537800A5 JP2018543080A JP2018543080A JP2018537800A5 JP 2018537800 A5 JP2018537800 A5 JP 2018537800A5 JP 2018543080 A JP2018543080 A JP 2018543080A JP 2018543080 A JP2018543080 A JP 2018543080A JP 2018537800 A5 JP2018537800 A5 JP 2018537800A5
Authority
JP
Japan
Prior art keywords
instruction
transfer descriptor
transfer
memory device
processing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018543080A
Other languages
English (en)
Japanese (ja)
Other versions
JP6888019B2 (ja
JP2018537800A (ja
Filing date
Publication date
Priority claimed from US14/934,707 external-priority patent/US9977619B2/en
Application filed filed Critical
Publication of JP2018537800A publication Critical patent/JP2018537800A/ja
Publication of JP2018537800A5 publication Critical patent/JP2018537800A5/ja
Application granted granted Critical
Publication of JP6888019B2 publication Critical patent/JP6888019B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2018543080A 2015-11-06 2016-11-08 メモリアクセスコマンドの転送記述子 Active JP6888019B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/934,707 US9977619B2 (en) 2015-11-06 2015-11-06 Transfer descriptor for memory access commands
PCT/US2016/060995 WO2017079769A1 (en) 2015-11-06 2016-11-08 Transfer descriptor for memory access commands

Publications (3)

Publication Number Publication Date
JP2018537800A JP2018537800A (ja) 2018-12-20
JP2018537800A5 true JP2018537800A5 (enExample) 2019-12-19
JP6888019B2 JP6888019B2 (ja) 2021-06-16

Family

ID=58663110

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018543080A Active JP6888019B2 (ja) 2015-11-06 2016-11-08 メモリアクセスコマンドの転送記述子

Country Status (6)

Country Link
US (1) US9977619B2 (enExample)
EP (1) EP3398075B1 (enExample)
JP (1) JP6888019B2 (enExample)
KR (1) KR102632382B1 (enExample)
CN (1) CN108292277B (enExample)
WO (1) WO2017079769A1 (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111258491B (zh) * 2018-11-30 2021-10-15 北京忆芯科技有限公司 降低读命令处理延迟的方法与装置
CN111782267B (zh) * 2019-04-04 2022-12-09 安徽寒武纪信息科技有限公司 数据处理方法及装置以及相关产品
CN112347186B (zh) * 2019-08-09 2023-02-28 安徽寒武纪信息科技有限公司 数据同步方法及装置以及相关产品
CN111831337B (zh) * 2019-04-19 2022-11-29 安徽寒武纪信息科技有限公司 数据同步方法及装置以及相关产品
CN111782577B (zh) * 2019-04-04 2023-03-24 安徽寒武纪信息科技有限公司 数据处理装置及方法以及相关产品
CN111831329B (zh) * 2019-04-19 2022-12-09 安徽寒武纪信息科技有限公司 数据处理方法及装置以及相关产品
US11243699B2 (en) * 2019-05-22 2022-02-08 Micron Technology, Inc. System using a restricted operation mode memory indicator
CN110457232A (zh) * 2019-07-31 2019-11-15 联想(北京)有限公司 数据处理方法、装置、计算设备及介质
US11221776B2 (en) * 2019-12-30 2022-01-11 Micron Technology, Inc. Metadata indication for a memory device
US11385820B2 (en) * 2020-03-04 2022-07-12 Micron Technology, Inc. Command batching for a memory sub-system
CN117992123B (zh) * 2024-04-02 2024-07-05 摩尔线程智能科技(北京)有限责任公司 指令执行方法、装置、电子设备、存储介质

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3739352A (en) 1971-06-28 1973-06-12 Burroughs Corp Variable word width processor control
US5761740A (en) 1995-11-30 1998-06-02 Unisys Corporation Method of and apparatus for rapidly loading addressing registers
US5941959A (en) 1995-12-20 1999-08-24 Tandem Computers Incorporated System for transferring a data stream to a requestor without copying data segments to each one of multiple data source/sinks during data stream building
US5961639A (en) 1996-12-16 1999-10-05 International Business Machines Corporation Processor and method for dynamically inserting auxiliary instructions within an instruction stream during execution
US6115761A (en) 1997-05-30 2000-09-05 Lsi Logic Corporation First-In-First-Out (FIFO) memories having dual descriptors and credit passing for efficient access in a multi-processor system environment
US6145016A (en) 1998-09-03 2000-11-07 Advanced Micro Devices, Inc. System for transferring frame data by transferring the descriptor index data to identify a specified amount of data to be transferred stored in the host computer
US6434649B1 (en) 1998-10-14 2002-08-13 Hitachi, Ltd. Data streamer
US6754732B1 (en) * 2001-08-03 2004-06-22 Intervoice Limited Partnership System and method for efficient data transfer management
US7363467B2 (en) 2002-01-03 2008-04-22 Intel Corporation Dependence-chain processing using trace descriptors having dependency descriptors
US7747808B2 (en) 2003-05-15 2010-06-29 St-Ericsson Sa USB host controller with memory for transfer descriptors
JP4340519B2 (ja) * 2003-11-04 2009-10-07 富士通株式会社 情報処理端末
US7293121B2 (en) 2004-02-25 2007-11-06 Analog Devices, Inc. DMA controller utilizing flexible DMA descriptors
US7496695B2 (en) 2005-09-29 2009-02-24 P.A. Semi, Inc. Unified DMA
US8683143B2 (en) * 2005-12-30 2014-03-25 Intel Corporation Unbounded transactional memory systems
US20090119460A1 (en) * 2007-11-07 2009-05-07 Infineon Technologies Ag Storing Portions of a Data Transfer Descriptor in Cached and Uncached Address Space
US7877524B1 (en) * 2007-11-23 2011-01-25 Pmc-Sierra Us, Inc. Logical address direct memory access with multiple concurrent physical ports and internal switching
JP5287301B2 (ja) 2009-01-30 2013-09-11 富士通株式会社 ディスクリプタ転送装置、ｉ／ｏコントローラ、及びディスクリプタ転送方法
US8549182B2 (en) * 2010-06-23 2013-10-01 International Business Machines Corporation Store/store block instructions for communicating with adapters
JP2012014436A (ja) * 2010-06-30 2012-01-19 Toshiba Corp ダイレクトメモリアクセス制御装置及び方法
US9552206B2 (en) 2010-11-18 2017-01-24 Texas Instruments Incorporated Integrated circuit with control node circuitry and processing circuitry
US9436629B2 (en) * 2011-11-15 2016-09-06 Marvell World Trade Ltd. Dynamic boot image streaming
CN104247436A (zh) * 2012-04-25 2014-12-24 三星电子株式会社 在数字广播系统中用于发送和接收的信令信息的装置和方法
US20140181427A1 (en) * 2012-12-21 2014-06-26 Advanced Micro Devices, Inc. Compound Memory Operations in a Logic Layer of a Stacked Memory
CN103593437A (zh) * 2013-11-14 2014-02-19 浪潮电子信息产业股份有限公司 一种基于dma的数据压缩芯片结构及其实现方法
US9785565B2 (en) * 2014-06-30 2017-10-10 Microunity Systems Engineering, Inc. System and methods for expandably wide processor instructions

Similar Documents

Publication Publication Date Title
JP2018537800A5 (enExample)
EP3451163A1 (en) Device and method for use in executing matrix addition/subtraction operations
RU2014118857A (ru) Команда векторного типа для поиска неравнозначного элемента
RU2016126976A (ru) Общая последовательность загрузки для управляющей сервисной программы, способной к инициализации во множественных архитектурах
FI3779681T3 (fi) Kiihdytin harvan-tiheän matriisin kertomista varten
EP3451162A1 (en) Device and method for use in executing matrix multiplication operations
RU2016126975A (ru) Связанное с выбранными архитектурными функциями администрирование обработки
JP2015522196A5 (enExample)
CN102063286B (zh) 程序流控制
JP2014194770A5 (enExample)
JP2018533130A5 (enExample)
JP2012079357A5 (enExample)
RU2014118860A (ru) Управление в режиме низких привилегий работой средства сбора сведений о ходе вычислений
TW200849091A (en) Universal branch identifier for invalidation of speculative instructions
RU2016127444A (ru) Восстановление контекста потока в многопоточной компьютерной системе
JP2016513324A5 (enExample)
JP2015133126A5 (enExample)
JP2019502201A5 (enExample)
JP2017538996A5 (enExample)
JP2020529063A5 (enExample)
JP2011008398A5 (ja) 情報処理装置及び情報処理装置の制御方法、並びにプログラム
JP2016531335A5 (enExample)
JP2017507411A5 (enExample)
JP2018526720A5 (enExample)
JP2017039057A5 (enExample)