JP2009527813A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2009527813A5 JP2009527813A5 JP2008555369A JP2008555369A JP2009527813A5 JP 2009527813 A5 JP2009527813 A5 JP 2009527813A5 JP 2008555369 A JP2008555369 A JP 2008555369A JP 2008555369 A JP2008555369 A JP 2008555369A JP 2009527813 A5 JP2009527813 A5 JP 2009527813A5
- Authority
- JP
- Japan
- Prior art keywords
- computer
- sequencer
- external entity
- instruction
- pulse
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims 10
- 230000001960 triggered effect Effects 0.000 claims 3
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/355,495 US7904615B2 (en) | 2006-02-16 | 2006-02-16 | Asynchronous computer communication |
| US11/355,513 US7904695B2 (en) | 2006-02-16 | 2006-02-16 | Asynchronous power saving computer |
| PCT/US2007/004080 WO2007098023A2 (en) | 2006-02-16 | 2007-02-16 | Asynchronous power saving computer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2009527813A JP2009527813A (ja) | 2009-07-30 |
| JP2009527813A5 true JP2009527813A5 (https=) | 2010-04-08 |
Family
ID=37965009
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008555369A Pending JP2009527813A (ja) | 2006-02-16 | 2007-02-16 | 非同期電力節約コンピュータ |
| JP2008555355A Pending JP2009527810A (ja) | 2006-02-16 | 2007-02-16 | 非同期コンピュータ通信 |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2008555355A Pending JP2009527810A (ja) | 2006-02-16 | 2007-02-16 | 非同期コンピュータ通信 |
Country Status (7)
| Country | Link |
|---|---|
| EP (2) | EP1821174B9 (https=) |
| JP (2) | JP2009527813A (https=) |
| KR (2) | KR20090016643A (https=) |
| AT (2) | ATE512409T1 (https=) |
| DE (1) | DE602007007999D1 (https=) |
| TW (2) | TW200809530A (https=) |
| WO (2) | WO2007098023A2 (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP3731201B1 (en) | 2019-04-24 | 2022-11-09 | ABB Schweiz AG | A support system for an operator |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4589067A (en) * | 1983-05-27 | 1986-05-13 | Analogic Corporation | Full floating point vector processor with dynamically configurable multifunction pipelined ALU |
| JPS60204149A (ja) | 1984-03-29 | 1985-10-15 | Mitsubishi Electric Corp | デ−タ伝送装置 |
| DE3937807C2 (de) | 1988-11-19 | 1995-04-06 | Vaillant Joh Gmbh & Co | Verfahren zum Übertragen von Daten zwischen zwei sendenden und empfangenden Stationen |
| JPH03136136A (ja) * | 1989-10-23 | 1991-06-10 | Fujitsu Ltd | 命令実行時刻制御方式 |
| DE58908974D1 (de) * | 1989-11-21 | 1995-03-16 | Itt Ind Gmbh Deutsche | Datengesteuerter Arrayprozessor. |
| US5218682A (en) * | 1991-05-10 | 1993-06-08 | Chrysler Corporation | Two-way handshake circuit and method for communication between processors |
| JP2723712B2 (ja) * | 1991-08-30 | 1998-03-09 | 茨城日本電気株式会社 | マイクロプログラム制御回路 |
| US5692197A (en) * | 1995-03-31 | 1997-11-25 | Sun Microsystems, Inc. | Method and apparatus for reducing power consumption in a computer network without sacrificing performance |
| JPH0997128A (ja) * | 1995-09-26 | 1997-04-08 | Internatl Business Mach Corp <Ibm> | 情報処理システム |
| GB9704068D0 (en) * | 1997-02-27 | 1997-04-16 | Sgs Thomson Microelectronics | Trigger sequencing controller |
| FR2789501B1 (fr) | 1999-02-09 | 2001-04-13 | St Microelectronics Sa | Procede et dispositif de reduction de la consommation d'un microcontroleur |
| US6937538B2 (en) * | 2000-02-02 | 2005-08-30 | Broadcom Corporation | Asynchronously resettable decoder for a semiconductor memory |
| GB2370381B (en) | 2000-12-19 | 2003-12-24 | Picochip Designs Ltd | Processor architecture |
| JP4412905B2 (ja) * | 2003-01-28 | 2010-02-10 | パナソニック株式会社 | 低電力動作制御装置、およびプログラム最適化装置 |
| JP2004326222A (ja) * | 2003-04-22 | 2004-11-18 | Renesas Technology Corp | データ処理システム |
-
2007
- 2007-02-15 EP EP07250645A patent/EP1821174B9/en not_active Not-in-force
- 2007-02-15 AT AT07250648T patent/ATE512409T1/de not_active IP Right Cessation
- 2007-02-15 EP EP07250648A patent/EP1821217B1/en not_active Not-in-force
- 2007-02-15 TW TW096105687A patent/TW200809530A/zh unknown
- 2007-02-15 AT AT07250645T patent/ATE475927T1/de not_active IP Right Cessation
- 2007-02-15 DE DE602007007999T patent/DE602007007999D1/de active Active
- 2007-02-15 TW TW096105684A patent/TW200813744A/zh unknown
- 2007-02-16 WO PCT/US2007/004080 patent/WO2007098023A2/en not_active Ceased
- 2007-02-16 WO PCT/US2007/004031 patent/WO2007098007A2/en not_active Ceased
- 2007-02-16 JP JP2008555369A patent/JP2009527813A/ja active Pending
- 2007-02-16 JP JP2008555355A patent/JP2009527810A/ja active Pending
- 2007-02-16 KR KR1020077009921A patent/KR20090016643A/ko not_active Withdrawn
- 2007-02-16 KR KR1020077009920A patent/KR20090016642A/ko not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Bohnenstiehl et al. | KiloCore: A 32-nm 1000-processor computational array | |
| TWI869578B (zh) | 用於計算的系統及方法 | |
| CN101221541B (zh) | 用于soc的可编程通信控制器 | |
| TWI518512B (zh) | 使用資料匯流排反轉訊號以減少同時之切換輸出之裝置與方法 | |
| JP5905243B2 (ja) | 集積回路、クロックゲート回路、および方法 | |
| US8825924B2 (en) | Asynchronous computer communication | |
| US9785447B2 (en) | System standby emulation with fast resume | |
| US11181941B2 (en) | Using a stuttered clock signal to reduce self-induced voltage noise | |
| CN108628693B (zh) | 处理器调试方法和系统 | |
| CN106030543B (zh) | 干扰测试 | |
| US7904695B2 (en) | Asynchronous power saving computer | |
| TW200905556A (en) | Communicating data | |
| JP2009527813A5 (https=) | ||
| JP2020127184A5 (https=) | ||
| TWI307042B (en) | Idling a processor pipeline | |
| CN101526831A (zh) | 用于在多个时钟域之间提升确定性的技术 | |
| CN102012881B (zh) | 基于总线监控器的系统芯片总线优先级动态配置装置 | |
| CN102033733B (zh) | 新型mcu结构 | |
| US9378782B1 (en) | Apparatus with write-back buffer and associated methods | |
| JP2009527816A5 (https=) | ||
| ATE495491T1 (de) | Ausführung von anweisungen direkt von der eingabequelle aus | |
| CN102324914B (zh) | 一种pwm输出控制方法 | |
| Hartmann et al. | Memristor-based (reram) data memory architecture in asip design | |
| EP1821174B9 (en) | Asynchronous power saving computer | |
| CN103365804A (zh) | 一种用于芯片bu-65170的读写控制装置 |