JP2008524754A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008524754A5 JP2008524754A5 JP2007548490A JP2007548490A JP2008524754A5 JP 2008524754 A5 JP2008524754 A5 JP 2008524754A5 JP 2007548490 A JP2007548490 A JP 2007548490A JP 2007548490 A JP2007548490 A JP 2007548490A JP 2008524754 A5 JP2008524754 A5 JP 2008524754A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- circuit
- cell
- buffer
- buffers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000000872 buffer Substances 0.000 claims 18
- 238000000034 method Methods 0.000 claims 11
- 230000004044 response Effects 0.000 claims 2
- 230000005540 biological transmission Effects 0.000 claims 1
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US63848504P | 2004-12-21 | 2004-12-21 | |
| US11/313,428 US8396208B2 (en) | 2004-12-21 | 2005-12-20 | Memory system with in stream data encryption/decryption and error correction |
| US11/313,447 US20060239450A1 (en) | 2004-12-21 | 2005-12-20 | In stream data encryption / decryption and error correction method |
| PCT/US2005/046688 WO2006069273A2 (en) | 2004-12-21 | 2005-12-21 | Memory system with in stream data encryption/decryption and error correction |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2008524754A JP2008524754A (ja) | 2008-07-10 |
| JP2008524754A5 true JP2008524754A5 (enExample) | 2008-10-30 |
Family
ID=36602336
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2007548490A Pending JP2008524754A (ja) | 2004-12-21 | 2005-12-21 | イン−ストリームデータの暗号化/復号およびエラー訂正の機能を有するメモリシステム |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP1828898A2 (enExample) |
| JP (1) | JP2008524754A (enExample) |
| KR (1) | KR101254136B1 (enExample) |
| CN (1) | CN101124545B (enExample) |
| TW (1) | TWI391945B (enExample) |
| WO (1) | WO2006069273A2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8321686B2 (en) | 2005-02-07 | 2012-11-27 | Sandisk Technologies Inc. | Secure memory card with life cycle phases |
| US8108691B2 (en) | 2005-02-07 | 2012-01-31 | Sandisk Technologies Inc. | Methods used in a secure memory card with life cycle phases |
| US8423788B2 (en) | 2005-02-07 | 2013-04-16 | Sandisk Technologies Inc. | Secure memory card with life cycle phases |
| US7748031B2 (en) | 2005-07-08 | 2010-06-29 | Sandisk Corporation | Mass storage device with automated credentials loading |
| JP4843531B2 (ja) * | 2006-09-29 | 2011-12-21 | 富士通株式会社 | 暗号変換装置、暗号変換方法および暗号変換プログラム |
| US10133883B2 (en) | 2009-02-09 | 2018-11-20 | International Business Machines Corporation | Rapid safeguarding of NVS data during power loss event |
| JP5178839B2 (ja) * | 2009-11-27 | 2013-04-10 | 株式会社東芝 | メモリチップ |
| JP5017439B2 (ja) * | 2010-09-22 | 2012-09-05 | 株式会社東芝 | 暗号演算装置及びメモリシステム |
| KR102392844B1 (ko) * | 2017-03-10 | 2022-05-03 | 삼성전자주식회사 | 메모리 컨트롤러 및 그것을 포함하는 저장 장치 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS642136A (en) * | 1987-06-25 | 1989-01-06 | Fujitsu Ltd | System for controlling fifo buffer |
| US5438575A (en) * | 1992-11-16 | 1995-08-01 | Ampex Corporation | Data storage system with stale data detector and method of operation |
| JPH113284A (ja) * | 1997-06-10 | 1999-01-06 | Mitsubishi Electric Corp | 情報記憶媒体およびそのセキュリティ方法 |
| TWI223204B (en) * | 2001-11-08 | 2004-11-01 | Toshiba Corp | Memory card, content transmission system, and content transmission method |
| CN1229940C (zh) * | 2002-04-30 | 2005-11-30 | 电子科技大学 | 视频/数据广播的同频道多流透明传输方法 |
| JP4118639B2 (ja) * | 2002-09-17 | 2008-07-16 | 株式会社リコー | ファイル管理装置 |
-
2005
- 2005-12-21 WO PCT/US2005/046688 patent/WO2006069273A2/en not_active Ceased
- 2005-12-21 EP EP05855273A patent/EP1828898A2/en not_active Withdrawn
- 2005-12-21 KR KR1020077016699A patent/KR101254136B1/ko not_active Expired - Lifetime
- 2005-12-21 JP JP2007548490A patent/JP2008524754A/ja active Pending
- 2005-12-21 TW TW094145661A patent/TWI391945B/zh not_active IP Right Cessation
- 2005-12-21 CN CN2005800484386A patent/CN101124545B/zh not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR102828487B1 (ko) | 메모리 모듈, 이를 포함하는 메모리 시스템 및 이의 에러 정정 방법 | |
| US20090024902A1 (en) | Multi-channel error correction coder architecture using embedded memory | |
| US9985659B2 (en) | Error correction processing circuit in memory and error correction processing method | |
| EP3864500A1 (en) | Error correcting memory systems | |
| JP5010756B2 (ja) | メモリ装置 | |
| US10482990B2 (en) | Memory device and memory system | |
| KR101572038B1 (ko) | 메모리 어레이의 에러 수정 방법 | |
| US20060107127A1 (en) | Data management technique for improving data reliability | |
| WO2009020969A3 (en) | Ecc functional block placement in a multi-channel mass storage device | |
| US9141473B2 (en) | Parallel memory error detection and correction | |
| WO2007010189A3 (en) | Flash memory error correction | |
| JP2009527820A5 (enExample) | ||
| JP2007300619A (ja) | 異なるデータ保護方法間で切換えにおいてデータの完全性を維持する方法、装置及びプログラム | |
| KR102387195B1 (ko) | 메모리 시스템 및 이의 에러 정정 방법 | |
| WO2011009332A1 (zh) | 一种数据缓存的处理方法和装置 | |
| JP2012512467A5 (enExample) | ||
| JP2008524754A5 (enExample) | ||
| US8738989B2 (en) | Method and apparatus for detecting free page and a method and apparatus for decoding error correction code using the method and apparatus for detecting free page | |
| EP1335290A3 (en) | A memory device with an error correction function | |
| KR20160017922A (ko) | 반도체 메모리 장치 | |
| TW200641901A (en) | On-the-fly error checking and correction codec system and method for supporting non-volatile memory | |
| WO2006069273A3 (en) | Memory system with in stream data encryption/decryption and error correction | |
| JP5194747B2 (ja) | データ伝送装置、データ送信装置、データ受信装置及びデータ伝送システム | |
| JP5087970B2 (ja) | 情報処理装置および情報処理方法 | |
| CN103038829B (zh) | 用以使由于纠错而引起的老化相关的性能退化最小化的nand存储器控制器中的动态缓冲管理 |