JP2008289151A5 - - Google Patents

Download PDF

Info

Publication number
JP2008289151A5
JP2008289151A5 JP2008127612A JP2008127612A JP2008289151A5 JP 2008289151 A5 JP2008289151 A5 JP 2008289151A5 JP 2008127612 A JP2008127612 A JP 2008127612A JP 2008127612 A JP2008127612 A JP 2008127612A JP 2008289151 A5 JP2008289151 A5 JP 2008289151A5
Authority
JP
Japan
Prior art keywords
logic
look
slice
input
clb
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008127612A
Other languages
English (en)
Japanese (ja)
Other versions
JP4896074B2 (ja
JP2008289151A (ja
Filing date
Publication date
Priority claimed from US11/751,392 external-priority patent/US7394287B1/en
Application filed filed Critical
Publication of JP2008289151A publication Critical patent/JP2008289151A/ja
Publication of JP2008289151A5 publication Critical patent/JP2008289151A5/ja
Application granted granted Critical
Publication of JP4896074B2 publication Critical patent/JP4896074B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2008127612A 2007-05-21 2008-05-14 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス Expired - Fee Related JP4896074B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/751,392 US7394287B1 (en) 2007-05-21 2007-05-21 Programmable logic device having complex logic blocks with improved logic cell functionality
US11/751,392 2007-05-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011244455A Division JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Publications (3)

Publication Number Publication Date
JP2008289151A JP2008289151A (ja) 2008-11-27
JP2008289151A5 true JP2008289151A5 (https=) 2011-06-23
JP4896074B2 JP4896074B2 (ja) 2012-03-14

Family

ID=39561130

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2008127612A Expired - Fee Related JP4896074B2 (ja) 2007-05-21 2008-05-14 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス
JP2011244455A Expired - Fee Related JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011244455A Expired - Fee Related JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Country Status (4)

Country Link
US (2) US7394287B1 (https=)
EP (3) EP2391011B1 (https=)
JP (2) JP4896074B2 (https=)
CN (1) CN101312347B (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7394287B1 (en) * 2007-05-21 2008-07-01 Altera Corporation Programmable logic device having complex logic blocks with improved logic cell functionality
US7592835B2 (en) * 2007-12-28 2009-09-22 Intel Corporation Co-processor having configurable logic blocks
WO2010058248A1 (en) * 2008-11-24 2010-05-27 Freescale Semiconductor, Inc. Logic built-in self-test system and method for applying a logic built-in self-test to a device under test
US9762246B2 (en) 2011-05-20 2017-09-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with a storage circuit having an oxide semiconductor
US9442478B2 (en) * 2011-11-30 2016-09-13 Infineon Technologies Ag Systems, circuits and a method for generating a configurable feedback
CN103259529B (zh) * 2012-02-17 2016-03-16 京微雅格（北京）科技有限公司 一种采用跳跃进位链的集成电路
US8860458B2 (en) 2012-07-20 2014-10-14 Altera Corporation Integrated circuits with logic regions having input and output bypass paths for accessing registers
US9158882B2 (en) * 2013-12-19 2015-10-13 Netspeed Systems Automatic pipelining of NoC channels to meet timing and/or performance
HRP20140883A2 (hr) * 2014-09-16 2016-03-25 Željko Božić Višeslojni univerzalni logički sklopovi
CN105874714B (zh) * 2014-12-11 2020-02-14 京微雅格（北京）科技有限公司 支持多模式可配置的六输入查找表结构和fpga器件
CN105874713B (zh) * 2014-12-11 2019-03-08 京微雅格（北京）科技有限公司 一种可扩展可配置的逻辑元件和fpga器件
WO2017040049A1 (en) * 2015-09-01 2017-03-09 Flex Logix Technologies, Inc. Block memory layout and architecture for programmable logic ic, and method of operating same
CN113904677B (zh) * 2021-10-11 2022-07-01 北京汤谷软件技术有限公司 一种可定制多种输入的查找表电路及fpga新型阵列结构
US12249987B2 (en) 2021-12-31 2025-03-11 Lattice Semiconductor Corporation Programmable look-up table systems and methods
CN115495044B (zh) * 2022-09-01 2023-08-29 深圳市紫光同创电子有限公司 一种进位逻辑电路
CN116719772B (zh) * 2023-05-06 2024-10-01 深圳市紫光同创电子有限公司 可编程逻辑电路
CN116820015B (zh) * 2023-08-29 2023-11-17 灵动集成电路南京有限公司 具有灵活可配置逻辑模块的微控制器

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5274581A (en) * 1992-05-08 1993-12-28 Altera Corporation Look up table implementation of fast carry for adders and counters
US5481206A (en) * 1993-09-02 1996-01-02 Xilinx, Inc. Circuit for fast carry and logic
WO1995022205A1 (en) * 1994-02-15 1995-08-17 Xilinx, Inc. Tile based architecture for fpga
US5550843A (en) * 1994-04-01 1996-08-27 Xilinx, Inc. Programmable scan chain testing structure and method
US5689195A (en) * 1995-05-17 1997-11-18 Altera Corporation Programmable logic array integrated circuit devices
US5646545A (en) * 1995-08-18 1997-07-08 Xilinx, Inc. Time multiplexed programmable logic device
JPH09181598A (ja) * 1995-12-18 1997-07-11 At & T Corp フィールドプログラマブルゲートアレイ
US5963050A (en) * 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US6396302B2 (en) 1999-02-25 2002-05-28 Xilinx, Inc. Configurable logic element with expander structures
US6150838A (en) * 1999-02-25 2000-11-21 Xilinx, Inc. FPGA configurable logic block with multi-purpose logic/memory circuit
US6961741B2 (en) * 2001-02-15 2005-11-01 Stmicroelectronics Ltd. Look-up table apparatus to perform two-bit arithmetic operation including carry generation
US7076595B1 (en) * 2001-05-18 2006-07-11 Xilinx, Inc. Programmable logic device including programmable interface core and central processing unit
US6833730B1 (en) * 2002-08-30 2004-12-21 Xilinx, Inc. PLD configurable logic block enabling the rapid calculation of sum-of-products functions
US6943580B2 (en) 2003-02-10 2005-09-13 Altera Corporation Fracturable lookup table and logic element
US7185035B1 (en) 2003-10-23 2007-02-27 Altera Corporation Arithmetic structures for programmable logic devices
US7167021B1 (en) * 2003-11-24 2007-01-23 Altera Corporation Logic device logic modules having improved arithmetic circuitry
JP4664311B2 (ja) * 2003-12-29 2011-04-06 ザイリンクス インコーポレイテッド カスケード接続するｄｓｐスライスを備えた集積回路
US7167022B1 (en) * 2004-03-25 2007-01-23 Altera Corporation Omnibus logic element including look up table based logic elements
US20050218929A1 (en) * 2004-04-02 2005-10-06 Man Wang Field programmable gate array logic cell and its derivatives
US7030652B1 (en) * 2004-04-23 2006-04-18 Altera Corporation LUT-based logic element with support for Shannon decomposition and associated method
US20050275427A1 (en) * 2004-06-10 2005-12-15 Man Wang Field programmable gate array logic unit and its cluster
US7218140B1 (en) * 2005-06-14 2007-05-15 Xilinx, Inc. Integrated circuit having fast interconnect paths between carry chain multiplexers and lookup tables
US7274214B1 (en) * 2005-06-14 2007-09-25 Xilinx, Inc. Efficient tile layout for a programmable logic device
US7268584B1 (en) * 2005-07-28 2007-09-11 Altera Corporation Adder circuitry for a programmable logic device
US7330052B2 (en) * 2005-09-22 2008-02-12 Altera Corporation Area efficient fractureable logic elements
US7394287B1 (en) 2007-05-21 2008-07-01 Altera Corporation Programmable logic device having complex logic blocks with improved logic cell functionality

Similar Documents

Publication Publication Date Title
JP2008289151A5 (https=)
JP4896074B2 (ja) 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス
US7538579B1 (en) Omnibus logic element
US7075333B1 (en) Programmable circuit optionally configurable as a lookup table or a wide multiplexer
US6650142B1 (en) Enhanced CPLD macrocell module having selectable bypass of steering-based resource allocation and methods of use
EP3347990B1 (en) Cascaded lookup-table (lut) carry logic circuit
US5905385A (en) Memory bits used to couple look up table inputs to facilitate increased availability to routing resources particularly for variable sized look up tables for a field programmable gate array (FPGA)
CN105391443B (zh) 用于可编程逻辑装置的逻辑单元
US8072238B1 (en) Programmable logic device architecture with the ability to combine adjacent logic elements for the purpose of performing high order logic functions
EP2645574B1 (en) Integrated circuits with multi-stage logic regions
US20040070422A1 (en) Programmable logic devices having enhanced cascade functions to provide increased flexibility
WO2007120670A3 (en) Digitally controlled ring oscillator
US6466052B1 (en) Implementing wide multiplexers in an FPGA using a horizontal chain structure
JPWO2010106738A1 (ja) 再構成可能な論理回路
CN101312346B (zh) 具有带改进的寄存器性能的逻辑模块的可编程逻辑器件
US7683664B1 (en) Selection circuit with programmable constant output
JP5523988B2 (ja) プログラマブル論理回路装置およびその回路決定方法
US7268584B1 (en) Adder circuitry for a programmable logic device
US7750673B2 (en) Interconnect structure and method in programmable devices
JP5698268B2 (ja) ミラーリングされた相互接続構造を有するプログラマブル集積回路
US6617876B1 (en) Structures and methods for distributing high-fanout signals in FPGAs using carry multiplexers
US7812633B1 (en) Apparatus and method for the arithmetic over-ride of look up table outputs in a programmable logic device
JP4914423B2 (ja) 相互接続構造体および論理回路装置
US6922078B1 (en) Programmable logic device with enhanced wide and deep logic capability
WO2011131250A1 (en) Reuse of constants between arithmetic logic units and look-up-tables