CN101312347B - 具有复杂逻辑块的可编程逻辑器件 - Google Patents
具有复杂逻辑块的可编程逻辑器件 Download PDFInfo
- Publication number
- CN101312347B CN101312347B CN200810100719.7A CN200810100719A CN101312347B CN 101312347 B CN101312347 B CN 101312347B CN 200810100719 A CN200810100719 A CN 200810100719A CN 101312347 B CN101312347 B CN 101312347B
- Authority
- CN
- China
- Prior art keywords
- logic
- slice
- look
- output
- inputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
- H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
- H03K19/17724—Structural details of logic blocks
- H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables
Landscapes
- Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/751,392 US7394287B1 (en) | 2007-05-21 | 2007-05-21 | Programmable logic device having complex logic blocks with improved logic cell functionality |
| US11/751,392 | 2007-05-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101312347A CN101312347A (zh) | 2008-11-26 |
| CN101312347B true CN101312347B (zh) | 2014-09-03 |
Family
ID=39561130
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810100719.7A Active CN101312347B (zh) | 2007-05-21 | 2008-05-20 | 具有复杂逻辑块的可编程逻辑器件 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US7394287B1 (https=) |
| EP (3) | EP2391011B1 (https=) |
| JP (2) | JP4896074B2 (https=) |
| CN (1) | CN101312347B (https=) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7394287B1 (en) * | 2007-05-21 | 2008-07-01 | Altera Corporation | Programmable logic device having complex logic blocks with improved logic cell functionality |
| US7592835B2 (en) * | 2007-12-28 | 2009-09-22 | Intel Corporation | Co-processor having configurable logic blocks |
| WO2010058248A1 (en) * | 2008-11-24 | 2010-05-27 | Freescale Semiconductor, Inc. | Logic built-in self-test system and method for applying a logic built-in self-test to a device under test |
| US9762246B2 (en) | 2011-05-20 | 2017-09-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device with a storage circuit having an oxide semiconductor |
| US9442478B2 (en) * | 2011-11-30 | 2016-09-13 | Infineon Technologies Ag | Systems, circuits and a method for generating a configurable feedback |
| CN103259529B (zh) * | 2012-02-17 | 2016-03-16 | 京微雅格(北京)科技有限公司 | 一种采用跳跃进位链的集成电路 |
| US8860458B2 (en) | 2012-07-20 | 2014-10-14 | Altera Corporation | Integrated circuits with logic regions having input and output bypass paths for accessing registers |
| US9158882B2 (en) * | 2013-12-19 | 2015-10-13 | Netspeed Systems | Automatic pipelining of NoC channels to meet timing and/or performance |
| HRP20140883A2 (hr) * | 2014-09-16 | 2016-03-25 | Željko Božić | Višeslojni univerzalni logički sklopovi |
| CN105874714B (zh) * | 2014-12-11 | 2020-02-14 | 京微雅格(北京)科技有限公司 | 支持多模式可配置的六输入查找表结构和fpga器件 |
| CN105874713B (zh) * | 2014-12-11 | 2019-03-08 | 京微雅格(北京)科技有限公司 | 一种可扩展可配置的逻辑元件和fpga器件 |
| WO2017040049A1 (en) * | 2015-09-01 | 2017-03-09 | Flex Logix Technologies, Inc. | Block memory layout and architecture for programmable logic ic, and method of operating same |
| CN113904677B (zh) * | 2021-10-11 | 2022-07-01 | 北京汤谷软件技术有限公司 | 一种可定制多种输入的查找表电路及fpga新型阵列结构 |
| US12249987B2 (en) | 2021-12-31 | 2025-03-11 | Lattice Semiconductor Corporation | Programmable look-up table systems and methods |
| CN115495044B (zh) * | 2022-09-01 | 2023-08-29 | 深圳市紫光同创电子有限公司 | 一种进位逻辑电路 |
| CN116719772B (zh) * | 2023-05-06 | 2024-10-01 | 深圳市紫光同创电子有限公司 | 可编程逻辑电路 |
| CN116820015B (zh) * | 2023-08-29 | 2023-11-17 | 灵动集成电路南京有限公司 | 具有灵活可配置逻辑模块的微控制器 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5675589A (en) * | 1994-04-01 | 1997-10-07 | Xilinx, Inc. | Programmable scan chain testing structure and method |
| EP1445864A2 (en) * | 2003-02-10 | 2004-08-11 | Altera Corporation | Logic element and method |
| CN1937409A (zh) * | 2005-09-22 | 2007-03-28 | 阿尔特拉公司 | 面积有效可分裂逻辑元件 |
Family Cites Families (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5274581A (en) * | 1992-05-08 | 1993-12-28 | Altera Corporation | Look up table implementation of fast carry for adders and counters |
| US5481206A (en) * | 1993-09-02 | 1996-01-02 | Xilinx, Inc. | Circuit for fast carry and logic |
| WO1995022205A1 (en) * | 1994-02-15 | 1995-08-17 | Xilinx, Inc. | Tile based architecture for fpga |
| US5689195A (en) * | 1995-05-17 | 1997-11-18 | Altera Corporation | Programmable logic array integrated circuit devices |
| US5646545A (en) * | 1995-08-18 | 1997-07-08 | Xilinx, Inc. | Time multiplexed programmable logic device |
| JPH09181598A (ja) * | 1995-12-18 | 1997-07-11 | At & T Corp | フィールドプログラマブルゲートアレイ |
| US5963050A (en) * | 1997-02-26 | 1999-10-05 | Xilinx, Inc. | Configurable logic element with fast feedback paths |
| US6396302B2 (en) | 1999-02-25 | 2002-05-28 | Xilinx, Inc. | Configurable logic element with expander structures |
| US6150838A (en) * | 1999-02-25 | 2000-11-21 | Xilinx, Inc. | FPGA configurable logic block with multi-purpose logic/memory circuit |
| US6961741B2 (en) * | 2001-02-15 | 2005-11-01 | Stmicroelectronics Ltd. | Look-up table apparatus to perform two-bit arithmetic operation including carry generation |
| US7076595B1 (en) * | 2001-05-18 | 2006-07-11 | Xilinx, Inc. | Programmable logic device including programmable interface core and central processing unit |
| US6833730B1 (en) * | 2002-08-30 | 2004-12-21 | Xilinx, Inc. | PLD configurable logic block enabling the rapid calculation of sum-of-products functions |
| US7185035B1 (en) | 2003-10-23 | 2007-02-27 | Altera Corporation | Arithmetic structures for programmable logic devices |
| US7167021B1 (en) * | 2003-11-24 | 2007-01-23 | Altera Corporation | Logic device logic modules having improved arithmetic circuitry |
| JP4664311B2 (ja) * | 2003-12-29 | 2011-04-06 | ザイリンクス インコーポレイテッド | カスケード接続するdspスライスを備えた集積回路 |
| US7167022B1 (en) * | 2004-03-25 | 2007-01-23 | Altera Corporation | Omnibus logic element including look up table based logic elements |
| US20050218929A1 (en) * | 2004-04-02 | 2005-10-06 | Man Wang | Field programmable gate array logic cell and its derivatives |
| US7030652B1 (en) * | 2004-04-23 | 2006-04-18 | Altera Corporation | LUT-based logic element with support for Shannon decomposition and associated method |
| US20050275427A1 (en) * | 2004-06-10 | 2005-12-15 | Man Wang | Field programmable gate array logic unit and its cluster |
| US7218140B1 (en) * | 2005-06-14 | 2007-05-15 | Xilinx, Inc. | Integrated circuit having fast interconnect paths between carry chain multiplexers and lookup tables |
| US7274214B1 (en) * | 2005-06-14 | 2007-09-25 | Xilinx, Inc. | Efficient tile layout for a programmable logic device |
| US7268584B1 (en) * | 2005-07-28 | 2007-09-11 | Altera Corporation | Adder circuitry for a programmable logic device |
| US7394287B1 (en) | 2007-05-21 | 2008-07-01 | Altera Corporation | Programmable logic device having complex logic blocks with improved logic cell functionality |
-
2007
- 2007-05-21 US US11/751,392 patent/US7394287B1/en active Active
-
2008
- 2008-05-14 JP JP2008127612A patent/JP4896074B2/ja not_active Expired - Fee Related
- 2008-05-20 CN CN200810100719.7A patent/CN101312347B/zh active Active
- 2008-05-21 EP EP11174213.6A patent/EP2391011B1/en active Active
- 2008-05-21 EP EP11174212.8A patent/EP2391010B1/en active Active
- 2008-05-21 EP EP08009415A patent/EP2001133B1/en active Active
- 2008-05-22 US US12/125,824 patent/US7675319B2/en active Active
-
2011
- 2011-11-08 JP JP2011244455A patent/JP5559129B2/ja not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5675589A (en) * | 1994-04-01 | 1997-10-07 | Xilinx, Inc. | Programmable scan chain testing structure and method |
| EP1445864A2 (en) * | 2003-02-10 | 2004-08-11 | Altera Corporation | Logic element and method |
| CN1937409A (zh) * | 2005-09-22 | 2007-03-28 | 阿尔特拉公司 | 面积有效可分裂逻辑元件 |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2001133A2 (en) | 2008-12-10 |
| JP4896074B2 (ja) | 2012-03-14 |
| EP2391011B1 (en) | 2015-01-28 |
| EP2391010A2 (en) | 2011-11-30 |
| EP2391010A3 (en) | 2012-03-21 |
| US7394287B1 (en) | 2008-07-01 |
| EP2391011A3 (en) | 2012-03-14 |
| EP2001133A3 (en) | 2008-12-24 |
| US7675319B2 (en) | 2010-03-09 |
| CN101312347A (zh) | 2008-11-26 |
| EP2391011A2 (en) | 2011-11-30 |
| JP2012055004A (ja) | 2012-03-15 |
| US20080290898A1 (en) | 2008-11-27 |
| JP5559129B2 (ja) | 2014-07-23 |
| EP2001133B1 (en) | 2012-10-31 |
| EP2391010B1 (en) | 2014-11-19 |
| JP2008289151A (ja) | 2008-11-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101312347B (zh) | 具有复杂逻辑块的可编程逻辑器件 | |
| US7075333B1 (en) | Programmable circuit optionally configurable as a lookup table or a wide multiplexer | |
| US8601424B1 (en) | Programmable logic device having logic elements with dedicated hardware to configure look up tables as registers | |
| EP1447910B1 (en) | A fracturable incomplete look up table for area efficient logic elements | |
| US7538579B1 (en) | Omnibus logic element | |
| US6864714B2 (en) | PLDs providing reduced delays in cascade chain circuits | |
| US6873182B2 (en) | Programmable logic devices having enhanced cascade functions to provide increased flexibility | |
| US6603332B2 (en) | Configurable logic block for PLD with logic gate for combining output with another configurable logic block | |
| US8072238B1 (en) | Programmable logic device architecture with the ability to combine adjacent logic elements for the purpose of performing high order logic functions | |
| CN113986815B (zh) | 一种基于多粒度查找表结构的可编程逻辑块 | |
| CN1937409B (zh) | 可分裂逻辑元件及其制造方法 | |
| US7185035B1 (en) | Arithmetic structures for programmable logic devices | |
| US7471104B1 (en) | Lookup table with relatively balanced delays | |
| CN113971159A (zh) | 一种基于改进型查找表结构的可编程逻辑块 | |
| CN101312346B (zh) | 具有带改进的寄存器性能的逻辑模块的可编程逻辑器件 | |
| US7193436B2 (en) | Fast processing path using field programmable gate array logic units | |
| US7268584B1 (en) | Adder circuitry for a programmable logic device | |
| US6833730B1 (en) | PLD configurable logic block enabling the rapid calculation of sum-of-products functions | |
| US9235498B1 (en) | Circuits for and methods of enabling the modification of an input data stream | |
| US6879184B1 (en) | Programmable logic device architecture based on arrays of LUT-based Boolean terms | |
| US12008337B2 (en) | Multi-input configurable logic cell with configurable output region | |
| EP2052459A2 (en) | Configurable dedicated logic cells in programmable logic and routing blocks with dedicated lines and local connections |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |