JP4896074B2 - 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス - Google Patents

改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス Download PDF

Info

Publication number
JP4896074B2
JP4896074B2 JP2008127612A JP2008127612A JP4896074B2 JP 4896074 B2 JP4896074 B2 JP 4896074B2 JP 2008127612 A JP2008127612 A JP 2008127612A JP 2008127612 A JP2008127612 A JP 2008127612A JP 4896074 B2 JP4896074 B2 JP 4896074B2
Authority
JP
Japan
Prior art keywords
logic
output
cell
register
slice
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008127612A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008289151A5 (https=
JP2008289151A (ja
Inventor
ディー． ハットン マイケル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Altera Corp
Original Assignee
Altera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Corp filed Critical Altera Corp
Publication of JP2008289151A publication Critical patent/JP2008289151A/ja
Publication of JP2008289151A5 publication Critical patent/JP2008289151A5/ja
Application granted granted Critical
Publication of JP4896074B2 publication Critical patent/JP4896074B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • H03K19/17728—Reconfigurable logic blocks, e.g. lookup tables

Landscapes

  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2008127612A 2007-05-21 2008-05-14 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス Expired - Fee Related JP4896074B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/751,392 US7394287B1 (en) 2007-05-21 2007-05-21 Programmable logic device having complex logic blocks with improved logic cell functionality
US11/751,392 2007-05-21

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011244455A Division JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Publications (3)

Publication Number Publication Date
JP2008289151A JP2008289151A (ja) 2008-11-27
JP2008289151A5 JP2008289151A5 (https=) 2011-06-23
JP4896074B2 true JP4896074B2 (ja) 2012-03-14

Family

ID=39561130

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2008127612A Expired - Fee Related JP4896074B2 (ja) 2007-05-21 2008-05-14 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス
JP2011244455A Expired - Fee Related JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2011244455A Expired - Fee Related JP5559129B2 (ja) 2007-05-21 2011-11-08 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス

Country Status (4)

Country Link
US (2) US7394287B1 (https=)
EP (3) EP2391011B1 (https=)
JP (2) JP4896074B2 (https=)
CN (1) CN101312347B (https=)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7394287B1 (en) * 2007-05-21 2008-07-01 Altera Corporation Programmable logic device having complex logic blocks with improved logic cell functionality
US7592835B2 (en) * 2007-12-28 2009-09-22 Intel Corporation Co-processor having configurable logic blocks
WO2010058248A1 (en) * 2008-11-24 2010-05-27 Freescale Semiconductor, Inc. Logic built-in self-test system and method for applying a logic built-in self-test to a device under test
US9762246B2 (en) 2011-05-20 2017-09-12 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device with a storage circuit having an oxide semiconductor
US9442478B2 (en) * 2011-11-30 2016-09-13 Infineon Technologies Ag Systems, circuits and a method for generating a configurable feedback
CN103259529B (zh) * 2012-02-17 2016-03-16 京微雅格（北京）科技有限公司 一种采用跳跃进位链的集成电路
US8860458B2 (en) 2012-07-20 2014-10-14 Altera Corporation Integrated circuits with logic regions having input and output bypass paths for accessing registers
US9158882B2 (en) * 2013-12-19 2015-10-13 Netspeed Systems Automatic pipelining of NoC channels to meet timing and/or performance
HRP20140883A2 (hr) * 2014-09-16 2016-03-25 Željko Božić Višeslojni univerzalni logički sklopovi
CN105874714B (zh) * 2014-12-11 2020-02-14 京微雅格（北京）科技有限公司 支持多模式可配置的六输入查找表结构和fpga器件
CN105874713B (zh) * 2014-12-11 2019-03-08 京微雅格（北京）科技有限公司 一种可扩展可配置的逻辑元件和fpga器件
WO2017040049A1 (en) * 2015-09-01 2017-03-09 Flex Logix Technologies, Inc. Block memory layout and architecture for programmable logic ic, and method of operating same
CN113904677B (zh) * 2021-10-11 2022-07-01 北京汤谷软件技术有限公司 一种可定制多种输入的查找表电路及fpga新型阵列结构
US12249987B2 (en) 2021-12-31 2025-03-11 Lattice Semiconductor Corporation Programmable look-up table systems and methods
CN115495044B (zh) * 2022-09-01 2023-08-29 深圳市紫光同创电子有限公司 一种进位逻辑电路
CN116719772B (zh) * 2023-05-06 2024-10-01 深圳市紫光同创电子有限公司 可编程逻辑电路
CN116820015B (zh) * 2023-08-29 2023-11-17 灵动集成电路南京有限公司 具有灵活可配置逻辑模块的微控制器

Family Cites Families (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5274581A (en) * 1992-05-08 1993-12-28 Altera Corporation Look up table implementation of fast carry for adders and counters
US5481206A (en) * 1993-09-02 1996-01-02 Xilinx, Inc. Circuit for fast carry and logic
WO1995022205A1 (en) * 1994-02-15 1995-08-17 Xilinx, Inc. Tile based architecture for fpga
US5550843A (en) * 1994-04-01 1996-08-27 Xilinx, Inc. Programmable scan chain testing structure and method
US5689195A (en) * 1995-05-17 1997-11-18 Altera Corporation Programmable logic array integrated circuit devices
US5646545A (en) * 1995-08-18 1997-07-08 Xilinx, Inc. Time multiplexed programmable logic device
JPH09181598A (ja) * 1995-12-18 1997-07-11 At & T Corp フィールドプログラマブルゲートアレイ
US5963050A (en) * 1997-02-26 1999-10-05 Xilinx, Inc. Configurable logic element with fast feedback paths
US6396302B2 (en) 1999-02-25 2002-05-28 Xilinx, Inc. Configurable logic element with expander structures
US6150838A (en) * 1999-02-25 2000-11-21 Xilinx, Inc. FPGA configurable logic block with multi-purpose logic/memory circuit
US6961741B2 (en) * 2001-02-15 2005-11-01 Stmicroelectronics Ltd. Look-up table apparatus to perform two-bit arithmetic operation including carry generation
US7076595B1 (en) * 2001-05-18 2006-07-11 Xilinx, Inc. Programmable logic device including programmable interface core and central processing unit
US6833730B1 (en) * 2002-08-30 2004-12-21 Xilinx, Inc. PLD configurable logic block enabling the rapid calculation of sum-of-products functions
US6943580B2 (en) 2003-02-10 2005-09-13 Altera Corporation Fracturable lookup table and logic element
US7185035B1 (en) 2003-10-23 2007-02-27 Altera Corporation Arithmetic structures for programmable logic devices
US7167021B1 (en) * 2003-11-24 2007-01-23 Altera Corporation Logic device logic modules having improved arithmetic circuitry
JP4664311B2 (ja) * 2003-12-29 2011-04-06 ザイリンクス インコーポレイテッド カスケード接続するｄｓｐスライスを備えた集積回路
US7167022B1 (en) * 2004-03-25 2007-01-23 Altera Corporation Omnibus logic element including look up table based logic elements
US20050218929A1 (en) * 2004-04-02 2005-10-06 Man Wang Field programmable gate array logic cell and its derivatives
US7030652B1 (en) * 2004-04-23 2006-04-18 Altera Corporation LUT-based logic element with support for Shannon decomposition and associated method
US20050275427A1 (en) * 2004-06-10 2005-12-15 Man Wang Field programmable gate array logic unit and its cluster
US7218140B1 (en) * 2005-06-14 2007-05-15 Xilinx, Inc. Integrated circuit having fast interconnect paths between carry chain multiplexers and lookup tables
US7274214B1 (en) * 2005-06-14 2007-09-25 Xilinx, Inc. Efficient tile layout for a programmable logic device
US7268584B1 (en) * 2005-07-28 2007-09-11 Altera Corporation Adder circuitry for a programmable logic device
US7330052B2 (en) * 2005-09-22 2008-02-12 Altera Corporation Area efficient fractureable logic elements
US7394287B1 (en) 2007-05-21 2008-07-01 Altera Corporation Programmable logic device having complex logic blocks with improved logic cell functionality

Also Published As

Publication number Publication date
EP2001133A2 (en) 2008-12-10
EP2391011B1 (en) 2015-01-28
EP2391010A2 (en) 2011-11-30
EP2391010A3 (en) 2012-03-21
US7394287B1 (en) 2008-07-01
EP2391011A3 (en) 2012-03-14
EP2001133A3 (en) 2008-12-24
US7675319B2 (en) 2010-03-09
CN101312347A (zh) 2008-11-26
EP2391011A2 (en) 2011-11-30
JP2012055004A (ja) 2012-03-15
US20080290898A1 (en) 2008-11-27
JP5559129B2 (ja) 2014-07-23
CN101312347B (zh) 2014-09-03
EP2001133B1 (en) 2012-10-31
EP2391010B1 (en) 2014-11-19
JP2008289151A (ja) 2008-11-27

Similar Documents

Publication Publication Date Title
JP4896074B2 (ja) 改良された論理セル機能性の複合論理ブロックを有するプログラマブルロジックデバイス
US8878567B1 (en) Omnibus logic element
US7839167B2 (en) Interconnection and input/output resources for programmable logic integrated circuit devices
US7251672B2 (en) Reconfigurable logic device
US7075333B1 (en) Programmable circuit optionally configurable as a lookup table or a wide multiplexer
US9172378B1 (en) Programmable logic device having logic elements with dedicated hardware to configure look up tables as registers
US8581624B2 (en) Integrated circuits with multi-stage logic regions
US6603332B2 (en) Configurable logic block for PLD with logic gate for combining output with another configurable logic block
US20040070422A1 (en) Programmable logic devices having enhanced cascade functions to provide increased flexibility
US20080197879A1 (en) Apparatus and method for a programmable logic device having improved look up tables
CN101312346B (zh) 具有带改进的寄存器性能的逻辑模块的可编程逻辑器件
US8988125B1 (en) Circuits for and methods of routing signals in an integrated circuit
US7268584B1 (en) Adder circuitry for a programmable logic device
CN106249805A (zh) 具有嵌入式双倍时钟控制部件的集成电路
US9235498B1 (en) Circuits for and methods of enabling the modification of an input data stream
US7696783B2 (en) Logic modules for semiconductor integrated circuits
US6879184B1 (en) Programmable logic device architecture based on arrays of LUT-based Boolean terms
Dugganapally et al. Design and implementation of FPGA configuration logic block using asynchronous static NCL
US7856467B2 (en) Integrated circuit including at least one configurable logic cell capable of multiplication
US12008337B2 (en) Multi-input configurable logic cell with configurable output region
US20020175703A1 (en) Concurrent logic operations using decoder circuitry of a look-up table

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110428

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110428

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20110428

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20110602

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110609

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20110823

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20110826

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20111005

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20111011

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111108

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20111129

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20111220

R150 Certificate of patent or registration of utility model

Ref document number: 4896074

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150106

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees