JP2008172278A - High frequency circuit module - Google Patents

High frequency circuit module Download PDF

Info

Publication number
JP2008172278A
JP2008172278A JP2008096828A JP2008096828A JP2008172278A JP 2008172278 A JP2008172278 A JP 2008172278A JP 2008096828 A JP2008096828 A JP 2008096828A JP 2008096828 A JP2008096828 A JP 2008096828A JP 2008172278 A JP2008172278 A JP 2008172278A
Authority
JP
Japan
Prior art keywords
circuit
crystal
cavity
multilayer substrate
oscillation circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008096828A
Other languages
Japanese (ja)
Other versions
JP4680277B2 (en
Inventor
Ryuji Murata
龍司 村田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Priority to JP2008096828A priority Critical patent/JP4680277B2/en
Publication of JP2008172278A publication Critical patent/JP2008172278A/en
Application granted granted Critical
Publication of JP4680277B2 publication Critical patent/JP4680277B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Oscillators With Electromechanical Resonators (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a high frequency circuit module effective in miniaturization while keeping an oscillating property of crystal oscillation circuit. <P>SOLUTION: An integrated circuit element 12 and passive components 14-1 to 14-5 are mounted in a front surface side of multi-layered substrate 20. A capacitor 30 to be a constituting element of the crystal oscillation circuit is installed in the multi-layered substrate 20. A cavity 22-2 is arranged in a rear surface side of the multi-layered substrate 20, and a quartz crystal oscillator 23 to be a constituting element of the crystal oscillation circuit is housed therein. An inside of the cavity 22 is sealed with a sealing cap 28, wherein this sealing cap 28 is formed by conductive material and fixed to an electrode pad formed in a mother board 100 via a solder 52. A cavity 22-1 is arranged in the rear surface side of the multi-layered substrate 20, and an EEPROM is housed inside this cavity 22-1. <P>COPYRIGHT: (C)2008,JPO&INPIT

Description

この発明は、高周波回路モジュールに関し、特に、小型化に有効な高周波回路モジュールに関する。   The present invention relates to a high-frequency circuit module, and more particularly to a high-frequency circuit module effective for miniaturization.

従来から無線通信機器の小型化を図るべく、無線通信回路のRFフロントエンド部やベースバンド部をモジュール化した高周波回路モジュールが検討されている。このような高周波回路モジュールは、ブルートゥースや無線LAN等の通信規格に合わせて設計され、携帯電話やPC等のアプリケーション機器に組み込まれた後、これらアプリケーション機器に無線通信機能を与えるモジュールとして機能する。   Conventionally, in order to reduce the size of wireless communication devices, high-frequency circuit modules in which the RF front end portion and baseband portion of a wireless communication circuit are modularized have been studied. Such a high-frequency circuit module is designed in accordance with a communication standard such as Bluetooth or wireless LAN, and functions as a module that gives a wireless communication function to these application devices after being incorporated in an application device such as a mobile phone or a PC.

ここで、この種の高周波回路モジュールの中には、高周波回路と該高周波回路の基準発振器として機能する水晶発振回路を一体化したものが知られており、例えば、特許文献1および特許文献2に開示された構造が既に検討されている。   Here, among this type of high-frequency circuit module, one in which a high-frequency circuit and a crystal oscillation circuit that functions as a reference oscillator of the high-frequency circuit are integrated is known. The disclosed structure has already been considered.

また、水晶発振回路の例としては、特許文献3に開示されたものが知られている。   As an example of the crystal oscillation circuit, the one disclosed in Patent Document 3 is known.

特許文献1には、同文献の図1に記載されたように、多層基板に表裏にキャビティを設け、表面側のキャビティ内に水晶振動子とICを配置し、裏面側のキャビティ内に受動部品を配置した構造が開示されている。しかし、この構造では、水晶発振子とICとが同じキャビティ内に収容されるため、実装面積が必要となり、ICのチップサイズに近いモジュールを構成することが困難である。   In Patent Document 1, as described in FIG. 1 of the same document, a cavity is provided on the front and back surfaces of a multilayer substrate, a crystal unit and an IC are disposed in the cavity on the front surface side, and passive components are disposed in the cavity on the back surface side. A structure in which is arranged is disclosed. However, in this structure, since the crystal oscillator and the IC are accommodated in the same cavity, a mounting area is required, and it is difficult to configure a module close to the chip size of the IC.

特許文献2には、同文献の図1に示されたように、多層基板の表面側に水晶発振子と、ベースバンドICと、メモリICとを配置し、裏面側のキャビティ内に高周波ICを配置した構造が開示されている。しかし、この構造でも、水晶発振子と他のICとが同じ面に配置されるため、特許文献1と同様に実装面積が必要になる。   In Patent Document 2, as shown in FIG. 1 of the same document, a crystal oscillator, a baseband IC, and a memory IC are arranged on the front surface side of a multilayer substrate, and a high frequency IC is placed in a cavity on the back surface side. Arranged structures are disclosed. However, even in this structure, since the crystal oscillator and the other IC are arranged on the same surface, a mounting area is required as in Patent Document 1.

近年、高周波回路ブロックとベースバンド回路ブロックとを集積したシングルチップICが検討されており、また、ICのチップサイズ相当のモジュールが求められている等の諸事情を考慮すると、特許文献1および特許文献2の構造では小型化に限界があった。 一方、水晶発振回路は、特許文献3に記載されたように、水晶振動子と反転増幅器と帰還回路とで構成され、水晶振動子は機械的な封止構造を必要とするとともに、反転増幅器や帰還回路は最短配線で配置することが求められることから、水晶発振回路の特性を満足させつつ小型化に有効なモジュール構造が求められていた。
特開平10−135756号公報 特開2002−9225号公報 特開平7−99411号公報
In recent years, a single chip IC in which a high-frequency circuit block and a baseband circuit block are integrated has been studied, and in consideration of various circumstances such as a module equivalent to the chip size of the IC being considered, Patent Document 1 and Patent The structure of Document 2 has a limit on miniaturization. On the other hand, as described in Patent Document 3, the crystal oscillation circuit includes a crystal resonator, an inverting amplifier, and a feedback circuit, and the crystal resonator requires a mechanical sealing structure. Since the feedback circuit is required to be arranged with the shortest wiring, a module structure effective for miniaturization while satisfying the characteristics of the crystal oscillation circuit has been required.
Japanese Patent Laid-Open No. 10-135756 JP 2002-9225 A Japanese Patent Laid-Open No. 7-99411

そこで、本発明は、高周波回路と水晶発振回路を備えた高周波回路モジュールの小型化に有効な手法を提供する。   Therefore, the present invention provides a method effective for miniaturization of a high-frequency circuit module including a high-frequency circuit and a crystal oscillation circuit.

上記目的を達成するため、本発明は、高周波回路と水晶発振回路とメモリ回路とが多層基板上で構成された高周波回路モジュールにおいて、前記多層基板の表面側に前記高周波回路の信号処理部と前記水晶発振回路の調整部とを集積したRFICが配置され、前記多層基板の裏面側に設けられた第1のキャビティ内に前記水晶発振回路の一部を構成する水晶振動子が配置され、前記多層基板の裏面側に設けられた第2のキャビティ内に前記メモリ回路を構成するメモリ素子が配置されたことを特徴とする。   In order to achieve the above object, the present invention provides a high-frequency circuit module in which a high-frequency circuit, a crystal oscillation circuit, and a memory circuit are configured on a multilayer substrate, and a signal processing unit of the high-frequency circuit and the signal processing unit on the surface side of the multilayer substrate. An RFIC integrated with an adjustment unit of a crystal oscillation circuit is arranged, a crystal resonator constituting a part of the crystal oscillation circuit is arranged in a first cavity provided on the back surface side of the multilayer substrate, and the multilayer A memory element constituting the memory circuit is arranged in a second cavity provided on the back side of the substrate.

ここで、高周波回路とは、無線通信回路を構成するRFフロントエンド部やベースバンド処理部を意味し、この高周波回路の一部を集積したRFICが多層基板上に実装される。RFIC内に集積される回路ブロックとしては、RFフロントエンド部のみでもベースバンド部のみでも良いが、これらの両ブロックを1チップ内に集積化したRFICを用いることが望ましい。RFフロントエンド部とベースバンド部を別のチップで構成する場合は、RFフロントエンド部を集積したRFICとベースバンド部を集積したBBICの2チップを多層基板の表面側に併置すれば良い。   Here, the high-frequency circuit means an RF front end unit or a baseband processing unit constituting a wireless communication circuit, and an RFIC in which a part of the high-frequency circuit is integrated is mounted on a multilayer substrate. As a circuit block integrated in the RFIC, only the RF front end unit or the baseband unit may be used. However, it is desirable to use an RFIC in which these blocks are integrated in one chip. When the RF front end portion and the baseband portion are configured by separate chips, two chips, that is, an RFIC in which the RF front end portion is integrated and a BBIC in which the baseband portion is integrated may be arranged on the surface side of the multilayer substrate.

また、高周波回路として、ブルートゥース用の回路を構成する場合には、特許文献2の図2に示された回路構成を利用しても良く、無線LAN用の回路を構成する場合には、周知の回路構成を利用すれば良い。尚、高周波回路を構成するフィルタ、インダクタ、コンデンサ等の受動要素は、RFIC内に集積しても、多層基板内に内装構成しても、多層基板の表面に部品として実装しても良い。   When a Bluetooth circuit is configured as a high-frequency circuit, the circuit configuration shown in FIG. 2 of Patent Document 2 may be used. When a wireless LAN circuit is configured, a well-known circuit is used. A circuit configuration may be used. Passive elements such as filters, inductors, and capacitors constituting the high-frequency circuit may be integrated in the RFIC, built in the multilayer substrate, or mounted as components on the surface of the multilayer substrate.

水晶発振回路は、高周波回路の基準発振器として利用される回路であり、C−MOSインバータを備えた発振用半導体と、水晶振動子および発振周波数を決定するコンデンサによって構成される。ここで、水晶発振回路は、水晶振動子の共振作用により所定周波数のクロック信号を生成し、高周波回路に入力する。水晶発振回路の構成は、特許文献3に記載されたものを用いることが可能である。   The crystal oscillation circuit is a circuit used as a reference oscillator of a high-frequency circuit, and includes an oscillation semiconductor provided with a C-MOS inverter, a crystal resonator, and a capacitor that determines an oscillation frequency. Here, the crystal oscillation circuit generates a clock signal having a predetermined frequency by the resonance action of the crystal resonator and inputs the clock signal to the high frequency circuit. As the configuration of the crystal oscillation circuit, the one described in Patent Document 3 can be used.

多層基板は、高周波回路内の配線の一部、水晶発振回路内の配線の一部または高周波回路と水晶発振回路との結線を基板上で実現する要素であり、セラミック製の基板で構成しても樹脂製の基板で構成しても良い。セラミック製の基板で構成する場合には、例えば、低温焼成材料を用いて形成された基板上に銀や銅の導電材料を塗布して配線パターンを形成し、このように形成した基板を複数積層した後、900°〜1000°で焼成することで、多層基板を形成することができる。   The multilayer substrate is an element that realizes part of the wiring in the high-frequency circuit, part of the wiring in the crystal oscillation circuit, or the connection between the high-frequency circuit and the crystal oscillation circuit on the substrate. Alternatively, a resin substrate may be used. In the case of a ceramic substrate, for example, a wiring pattern is formed by applying a silver or copper conductive material on a substrate formed using a low-temperature fired material, and a plurality of such substrates are stacked. Then, the multilayer substrate can be formed by baking at 900 ° to 1000 °.

この多層基板の裏面には、所定形状のキャビティが形成され、このキャビティ内に水晶振動子が収容される。このように、キャビティの壁面が水晶振動子の収容した構造になるため、水晶振動子封止用のパッケージングが不要になり、かつ、水晶振動子をRFICと重ねて配置できるため、RFICの面積が大きい場合であっても、チップサイズ相当のモジュールを提供することが可能になる。   A cavity having a predetermined shape is formed on the back surface of the multilayer substrate, and a crystal resonator is accommodated in the cavity. As described above, since the cavity wall has a structure in which the crystal unit is accommodated, packaging for crystal unit sealing is not necessary, and the crystal unit can be placed on top of the RFIC. It is possible to provide a module corresponding to the chip size even when the value is large.

また、メモリ回路は、信号処理用のソフトウェアや各種設定データが格納された記憶領域を構成し、特許文献3の図2に記載されたように、EEPROMを用いて構成すれば良い。   Further, the memory circuit may constitute a storage area in which signal processing software and various setting data are stored, and may be configured using an EEPROM as described in FIG.

このように、水晶振動子を収容するキャビティと、メモリ素子を収容するキャビティとを別々に設けることで、水晶振動子の封止を容易にするとともに、多層基板の裏面領域を有効に活用できるため、最も大きな素子となり得るRFICと同等の小型化が期待できる。   As described above, since the cavity for housing the crystal unit and the cavity for storing the memory element are separately provided, the crystal unit can be easily sealed and the back surface region of the multilayer substrate can be effectively utilized. Therefore, it can be expected that the RFIC, which can be the largest element, can be miniaturized.

RFフロントエンド部とベースバンド部の双方を集積したRFICは、水晶振動子の封止に必要な面積とEEPROMの収容に必要な面積よりも大きくなるため、多層基板の表面側にRFICを配置し、多層基板の裏面側に水晶振動子とメモリ素子を配置した構成が有効である。   An RFIC that integrates both the RF front end and baseband is larger than the area required for sealing the crystal unit and the area required for housing the EEPROM, so the RFIC is placed on the surface side of the multilayer board. A configuration in which a crystal resonator and a memory element are arranged on the back side of the multilayer substrate is effective.

以上説明したように、本発明によれば、水晶発振回路の特性を満足させつつ、高周波回路モジュールの小型化を図ることができる。   As described above, according to the present invention, it is possible to reduce the size of the high-frequency circuit module while satisfying the characteristics of the crystal oscillation circuit.

以下、本発明に係る高周波回路モジュールを添付図面を参照して詳細に説明する。尚、本発明は、以下説明する実施形態に限らず適宜変更可能である。   Hereinafter, a high-frequency circuit module according to the present invention will be described in detail with reference to the accompanying drawings. The present invention is not limited to the embodiments described below, and can be modified as appropriate.

図1は、本発明に係る高周波回路モジュールの基本構造を示す断面図である。同図に示すように、本回路モジュールは、多層基板20の表面側に集積回路素子12と、受動部品14−1〜14−5とが実装され、多層基板20の内層に内装コンデンサ30が内装形成され、多層基板20の裏面側にキャビティ22が設けられ、このキャビティ内に導電性接着剤26で固定された水晶片24が設置される。この固定された水晶片24により水晶振動子23が構成される。   FIG. 1 is a sectional view showing the basic structure of a high-frequency circuit module according to the present invention. As shown in the figure, in this circuit module, the integrated circuit element 12 and the passive components 14-1 to 14-5 are mounted on the surface side of the multilayer substrate 20, and the internal capacitor 30 is internally provided on the inner layer of the multilayer substrate 20. A cavity 22 is formed on the back side of the multilayer substrate 20, and a crystal piece 24 fixed with a conductive adhesive 26 is placed in the cavity. A crystal resonator 23 is constituted by the fixed crystal piece 24.

集積回路素子12は、高周波回路のRFフロントエンド部と、ベースバンド部と、水晶発振回路の調整部とが集積されたフリップチップ型のICであり、複数のバンプを介して多層基板の表面に設けられた図示しない電極パッドに接続される。また、受動部品14−1〜14−5は、アンテナ、フィルタ、コンデンサ、インダクタ等の受動部品であり、これら受動部品は、該各部品の壁面に形成された外部電極を介して、多層基板表面に設けられた電極パッドに接続される。   The integrated circuit element 12 is a flip-chip IC in which an RF front end portion of a high frequency circuit, a baseband portion, and a crystal oscillation circuit adjustment portion are integrated, and is formed on the surface of the multilayer substrate via a plurality of bumps. It is connected to an electrode pad (not shown) provided. The passive components 14-1 to 14-5 are passive components such as an antenna, a filter, a capacitor, and an inductor, and these passive components are connected to the surface of the multilayer substrate via external electrodes formed on the wall surfaces of the components. Are connected to electrode pads provided on the substrate.

多層基板20は、複数のセラミック配線基板の積層により形成され、その内部には、内装コンデンサ30やGND電極40、その他、電源ラインや各種配線パターンが内装形成される。ここで、内装コンデンサ30は、一のセラミック基板を介して上下に配置されたコンデンサ上部電極32とコンデンサ下部電極34とで構成され、水晶発振回路内のコンデンサ素子として機能する。コンデンサ下部電極34は、ビアホールを介してGND電極40に接続され、これにより、内装コンデンサ30は接地型のコンデンサとなる。   The multilayer substrate 20 is formed by stacking a plurality of ceramic wiring substrates, and an internal capacitor 30, a GND electrode 40, and other power supply lines and various wiring patterns are internally formed therein. Here, the internal capacitor 30 is composed of a capacitor upper electrode 32 and a capacitor lower electrode 34 disposed one above the other through a single ceramic substrate, and functions as a capacitor element in the crystal oscillation circuit. The capacitor lower electrode 34 is connected to the GND electrode 40 through a via hole, whereby the internal capacitor 30 becomes a grounding type capacitor.

集積回路素子12と水晶振動子23とを接続するビアホールは、コンデンサ上部電極32を貫通する形で水晶片24から集積回路素子12に向けて直線的に形成され、その結果、水晶発振回路が最短配線で構成される。このように、水晶振動子から集積回路までの配線を直線的に形成することで、他配線との並走距離を短縮することができるため、浮遊容量や回路損失の低減が図られ、発振回路特性が安定する。   The via hole connecting the integrated circuit element 12 and the crystal resonator 23 is formed linearly from the crystal piece 24 toward the integrated circuit element 12 so as to penetrate the capacitor upper electrode 32. As a result, the crystal oscillation circuit is shortest. Consists of wiring. In this way, by forming the wiring from the crystal unit to the integrated circuit linearly, the parallel running distance with other wiring can be shortened, so the stray capacitance and circuit loss can be reduced, and the oscillation circuit The characteristics are stable.

封止キャップ28は、多層基板20の裏面と同一面に収まる形でキャビティ22の開口部を封止し、多層基板20の外周に配置された外部端子50とともに、半田52を介してマザーボード100上に設けられた電極パッドに接続される。この封止キャップ28は、AuSn合金で形成される。   The sealing cap 28 seals the opening of the cavity 22 so as to fit in the same surface as the back surface of the multilayer substrate 20, and on the motherboard 100 via the solder 52 together with the external terminals 50 arranged on the outer periphery of the multilayer substrate 20. Are connected to electrode pads provided on the substrate. The sealing cap 28 is made of an AuSn alloy.

図2は、図1に示した水晶振動子の平面構造を示す拡大底面図である。同図に示すように、水晶片24は、コンデンサ下部電極34と平面的に重なる位置に配置され、その一端が開放端となり、他端が導電性接着剤26を介して接続パターン25に接続される。接続パターン25は、キャビティ22の壁面から突出させた内装パターンで形成され、この接続パターン25に水晶片24を固定することにより、片端支持構造の水晶振動子が構成される。   FIG. 2 is an enlarged bottom view showing a planar structure of the crystal unit shown in FIG. As shown in the figure, the crystal piece 24 is disposed at a position overlapping the capacitor lower electrode 34 in a plan view, one end thereof is an open end, and the other end is connected to the connection pattern 25 via the conductive adhesive 26. The The connection pattern 25 is formed as an interior pattern protruding from the wall surface of the cavity 22, and a crystal piece 24 having a one-end support structure is configured by fixing the crystal piece 24 to the connection pattern 25.

尚、図1に示した集積回路素子12と接続するためのビアホールは、この接続パターン25に接続される。また、水晶片24は、キャビティ22の壁面から一定の間隔を隔てて設置され、振動可能な状態で固定される。   A via hole for connecting to the integrated circuit element 12 shown in FIG. 1 is connected to this connection pattern 25. In addition, the crystal piece 24 is installed at a certain distance from the wall surface of the cavity 22 and is fixed in a state where it can vibrate.

図3は、図1に示した回路モジュールで実現される無線通信回路の構成を示す回路ブロック図である。同図に示すように、本回路モジュールでは、電波の送受信を行うアンテナANTと、所定の通信帯域を通過させるバンドパスフィルタBPFと、送信パスTXと受信パスRXを切り替える高周波スイッチRF−SWと、送信パス上に配置されたパワーアンプPAと、RFフロントエンド部を集積したRF−ICと、ベースバンド部を集積したBB−ICと、BB−ICのクロック信号を生成する水晶振動子XTALと、メモリ素子として機能するEEPROMとで構成された無線通信回路が具現化される。   FIG. 3 is a circuit block diagram showing a configuration of a wireless communication circuit realized by the circuit module shown in FIG. As shown in the figure, in this circuit module, an antenna ANT that transmits and receives radio waves, a bandpass filter BPF that passes a predetermined communication band, a high-frequency switch RF-SW that switches between a transmission path TX and a reception path RX, A power amplifier PA disposed on the transmission path, an RF-IC integrated with an RF front end unit, a BB-IC integrated with a baseband unit, and a crystal resonator XTAL that generates a clock signal of the BB-IC; A wireless communication circuit composed of an EEPROM functioning as a memory element is realized.

図4は、図1に示した回路モジュールで実現される水晶発振回路の構成を示す回路ブロック図である。同図に示すように、水晶発振回路は、反転増幅器60と抵抗Rとで構成された増幅回路と、可変コンデンサCと固定コンデンサC1およびC2とで構成された帰還回路と、該帰還回路内に配置された水晶振動子XTALとで構成される。   FIG. 4 is a circuit block diagram showing a configuration of a crystal oscillation circuit realized by the circuit module shown in FIG. As shown in the figure, the crystal oscillation circuit includes an amplifier circuit composed of an inverting amplifier 60 and a resistor R, a feedback circuit composed of a variable capacitor C and fixed capacitors C1 and C2, and a feedback circuit. It is comprised with the arrange | positioned crystal oscillator XTAL.

ここで、水晶発振回路に供給が投入されて、反転増幅器60に信号が入力されると、該信号に含まれる所定の周波数に水晶振動子XTALが共振した共振信号が生成される。この共振信号は、帰還回路を介して再び反転増幅器60に入力され、帰還と共振の繰り返しにより、所定周波数の発振信号が生成される。   Here, when a supply is supplied to the crystal oscillation circuit and a signal is input to the inverting amplifier 60, a resonance signal in which the crystal resonator XTAL resonates at a predetermined frequency included in the signal is generated. This resonance signal is input again to the inverting amplifier 60 via the feedback circuit, and an oscillation signal having a predetermined frequency is generated by repeating feedback and resonance.

水晶発振回路の発振周波数は、帰還回路を構成する可変コンデンサCと固定コンデンサC1およびC2の合成容量で決定され、可変コンデンサの容量値を調整することで、発振周波数を制御することができる。水晶発振回路の構成および動作については、特許文献3にも詳しく説明されているため、本願明細書では省略する。   The oscillation frequency of the crystal oscillation circuit is determined by the combined capacitance of the variable capacitor C and the fixed capacitors C1 and C2 constituting the feedback circuit, and the oscillation frequency can be controlled by adjusting the capacitance value of the variable capacitor. Since the configuration and operation of the crystal oscillation circuit are described in detail in Patent Document 3, they are omitted in this specification.

本発明に係る水晶発振回路は、図4の符号Aで示した領域、即ち、反転増幅器60、可変コンデンサCおよび抵抗Rが図1の集積回路素子12内に集積形成され、符号Bで示した領域、即ち、固定コンデンサC1およびC2が図1の多層基板20内に内装形成され、符号Cで示した領域、即ち、水晶振動子XTALが図1のキャビティ22内に形成される。   In the crystal oscillation circuit according to the present invention, the region indicated by symbol A in FIG. The regions, that is, the fixed capacitors C1 and C2 are formed in the multilayer substrate 20 of FIG. 1, and the region indicated by the symbol C, that is, the crystal resonator XTAL is formed in the cavity 22 of FIG.

図5は、本発明に係る高周波回路モジュールの位置実施例を示す断面図である。同図に示す回路モジュールは、図1に示した集積回路素子12と水晶振動子23に加えて、さらに、多層基板20の裏面にEEPROMを搭載した構造を有する。   FIG. 5 is a sectional view showing a position example of the high-frequency circuit module according to the present invention. The circuit module shown in the figure has a structure in which an EEPROM is mounted on the back surface of the multilayer substrate 20 in addition to the integrated circuit element 12 and the crystal resonator 23 shown in FIG.

この回路モジュールでは、多層基板20の表面側に、アンテナANTと集積回路素子12とが実装され、図1では部品として実装したフィルタやインダクタ等の受動素子および図4に示した水晶発振回路の反転増幅器60と可変コンデンサCおよび抵抗Rは、集積回路素子12内に集積される。   In this circuit module, the antenna ANT and the integrated circuit element 12 are mounted on the surface side of the multilayer substrate 20. In FIG. 1, passive elements such as filters and inductors mounted as components and the inversion of the crystal oscillation circuit shown in FIG. The amplifier 60, the variable capacitor C, and the resistor R are integrated in the integrated circuit element 12.

多層基板20の内部には、図4に示した水晶発振回路の固定コンデンサC1およびC2がそれぞれ独立のビアホールに接して形成され、内装グランド電極GNDを利用して、接地型コンデンサが構成される。固定コンデンサC1およびC2に接続された各ビアホールは、集積回路素子12と水晶振動子XTALとの接続ラインとして機能する。   In the multilayer substrate 20, fixed capacitors C1 and C2 of the crystal oscillation circuit shown in FIG. 4 are formed in contact with independent via holes, respectively, and a grounding type capacitor is configured using the internal ground electrode GND. Each via hole connected to the fixed capacitors C1 and C2 functions as a connection line between the integrated circuit element 12 and the crystal resonator XTAL.

内装グランド電極GNDの下層には、内装電源電極PWRが配置され、電源ラインとGNDラインが併走した形で提供される。この内装グランド電極GNDと内装電源電極PWRのうち、集積回路素子12と水晶振動子XTALとを接続する各ビアホールが形成される部分には、所定形状のスリットが設けられ、各ビアホールとの接触が防止される。   An internal power supply electrode PWR is disposed below the internal ground electrode GND, and the power supply line and the GND line are provided in parallel. Of the interior ground electrode GND and the interior power supply electrode PWR, a slit having a predetermined shape is provided in a portion where each via hole for connecting the integrated circuit element 12 and the crystal resonator XTAL is formed. Is prevented.

多層基板20の裏面側には、EEPROMを収容する第1のキャビティ22−1と、水晶振動子XTALを収容する第2のキャビティ22−2が形成され、第2のキャビティには水晶振動子XTALを封止する封止キャップ28が設けられる。水晶振動子XTALは、図1に示した構造と同様に、水晶片24を用いて構成される。   A first cavity 22-1 for accommodating an EEPROM and a second cavity 22-2 for accommodating a crystal resonator XTAL are formed on the back side of the multilayer substrate 20, and the crystal resonator XTAL is formed in the second cavity. A sealing cap 28 is provided for sealing. The crystal resonator XTAL is configured using a crystal piece 24 in the same manner as the structure shown in FIG.

本発明によれば、水晶発振回路を備えた高周波回路モジュールの小型化を図ることができるため、より小型化が要求される携帯電話やモバイル機器等の移動体通信機器への適用が期待される。   According to the present invention, it is possible to reduce the size of a high-frequency circuit module including a crystal oscillation circuit. Therefore, application to mobile communication devices such as mobile phones and mobile devices that are required to be further downsized is expected. .

本発明に係る高周波回路モジュールの基本構造を示す断面図である。It is sectional drawing which shows the basic structure of the high frequency circuit module which concerns on this invention. 図1に示した水晶振動子の平面構造を示す拡大底面図である。FIG. 2 is an enlarged bottom view showing a planar structure of the crystal unit shown in FIG. 1. 図1に示した回路モジュールで実現される無線通信回路の構成を示す回路ブロック図である。FIG. 2 is a circuit block diagram illustrating a configuration of a wireless communication circuit realized by the circuit module illustrated in FIG. 1. 図1に示した回路モジュールで実現される水晶発振回路の構成を示す回路ブロック図である。FIG. 2 is a circuit block diagram showing a configuration of a crystal oscillation circuit realized by the circuit module shown in FIG. 1. 本発明に係る高周波回路モジュールの一実施例を示す断面図である。It is sectional drawing which shows one Example of the high frequency circuit module which concerns on this invention.

符号の説明Explanation of symbols

12…集積回路素子、14…受動部品、20…多層基板、22…キャビティ、23…水晶振動子、24…水晶片、25…接続パターン、26…導電性接着剤、28…封止キャップ、30…内装コンデンサ、32…コンデンサ上部電極、34…コンデンサ下部電極、40…GND電極、50…外部端子、52…半田、60…反転増幅器、100…マザーボード   DESCRIPTION OF SYMBOLS 12 ... Integrated circuit element, 14 ... Passive component, 20 ... Multilayer substrate, 22 ... Cavity, 23 ... Quartz crystal, 24 ... Crystal piece, 25 ... Connection pattern, 26 ... Conductive adhesive, 28 ... Sealing cap, 30 ... Internal capacitor 32 ... Capacitor upper electrode 34 ... Capacitor lower electrode 40 ... GND electrode 50 ... External terminal 52 ... Solder 60 ... Inverting amplifier 100 ... Motherboard

Claims (1)

高周波回路と水晶発振回路とメモリ回路とが多層基板上で構成された高周波回路モジュールにおいて、
前記多層基板の表面側に前記高周波回路の信号処理部と前記水晶発振回路の調整部とを集積したRFICが配置され、
前記多層基板の裏面側に設けられた第1のキャビティ内に前記水晶発振回路の一部を構成する水晶振動子が配置され、
前記多層基板の裏面側に設けられた第2のキャビティ内に前記メモリ回路を構成するメモリ素子が配置されたことを特徴とする高周波回路モジュール。
In a high-frequency circuit module in which a high-frequency circuit, a crystal oscillation circuit, and a memory circuit are configured on a multilayer substrate,
An RFIC in which the signal processing unit of the high-frequency circuit and the adjustment unit of the crystal oscillation circuit are integrated on the surface side of the multilayer substrate is disposed,
A crystal resonator constituting a part of the crystal oscillation circuit is disposed in a first cavity provided on the back side of the multilayer substrate,
A high-frequency circuit module, wherein a memory element constituting the memory circuit is arranged in a second cavity provided on a back surface side of the multilayer substrate.
JP2008096828A 2008-04-03 2008-04-03 High frequency circuit module Expired - Fee Related JP4680277B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008096828A JP4680277B2 (en) 2008-04-03 2008-04-03 High frequency circuit module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008096828A JP4680277B2 (en) 2008-04-03 2008-04-03 High frequency circuit module

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP2004135745A Division JP4553627B2 (en) 2004-04-30 2004-04-30 High frequency circuit module and wireless communication device

Publications (2)

Publication Number Publication Date
JP2008172278A true JP2008172278A (en) 2008-07-24
JP4680277B2 JP4680277B2 (en) 2011-05-11

Family

ID=39700003

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008096828A Expired - Fee Related JP4680277B2 (en) 2008-04-03 2008-04-03 High frequency circuit module

Country Status (1)

Country Link
JP (1) JP4680277B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015149409A (en) * 2014-02-06 2015-08-20 富士通コンポーネント株式会社 Support component and module including the same

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002009225A (en) * 2000-06-20 2002-01-11 Murata Mfg Co Ltd High frequency module
JP2002094247A (en) * 2000-09-14 2002-03-29 Sony Corp High-frequency module device and method for manufacturing the same
JP2002261235A (en) * 2001-02-28 2002-09-13 Kyocera Corp Electronic component device
JP2002359327A (en) * 2001-03-28 2002-12-13 Kyocera Corp Electronic circuit module
JP2003100989A (en) * 2001-09-27 2003-04-04 Hitachi Ltd High-frequency module
JP2004108898A (en) * 2002-09-17 2004-04-08 Advantest Corp Performance board and test system

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002009225A (en) * 2000-06-20 2002-01-11 Murata Mfg Co Ltd High frequency module
JP2002094247A (en) * 2000-09-14 2002-03-29 Sony Corp High-frequency module device and method for manufacturing the same
JP2002261235A (en) * 2001-02-28 2002-09-13 Kyocera Corp Electronic component device
JP2002359327A (en) * 2001-03-28 2002-12-13 Kyocera Corp Electronic circuit module
JP2003100989A (en) * 2001-09-27 2003-04-04 Hitachi Ltd High-frequency module
JP2004108898A (en) * 2002-09-17 2004-04-08 Advantest Corp Performance board and test system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015149409A (en) * 2014-02-06 2015-08-20 富士通コンポーネント株式会社 Support component and module including the same

Also Published As

Publication number Publication date
JP4680277B2 (en) 2011-05-11

Similar Documents

Publication Publication Date Title
KR100739057B1 (en) RF Circuit Module and Wireless Communication Device
JP3582460B2 (en) High frequency module
US9178491B2 (en) Circuit module including duplexer
US7872537B2 (en) Surface-mount crystal oscillator
JP2003060523A (en) Radio communication module
WO2002080634A1 (en) High-frequency module
US20060170510A1 (en) Mounting structure and method of surface-mount crystal oscillator
JP4680277B2 (en) High frequency circuit module
JP2001094378A (en) Surface mounted container, piezoelectric device and temperature compensating quartz oscillator
JP2005094514A (en) Surface mounted type package and piezoelectric device using the same
JP2004112031A (en) Process for manufacturing mounting board and surface mounting crystal oscillator
JP2008252467A (en) Piezoelectric device for surface mounting
JP4228679B2 (en) Piezoelectric oscillator
JPH11163218A (en) Package structure
JP2005244703A (en) Base substrate
JP2002300006A (en) High frequency component and antenna multicoupler
JP2006101276A (en) Piezoelectric oscillator
JP4587729B2 (en) Piezoelectric vibrator storage package and piezoelectric device
JP2004032456A (en) Crystal oscillator for surface mounting
KR100501193B1 (en) A crystal oscillator
JP2004343398A (en) Piezoelectric oscillator
KR101008262B1 (en) Surface mounting devices and fabricating method thereof
JP2002261643A (en) Radio communication module
JP2023151616A (en) High frequency module and communication device
JP2006041926A (en) Package for housing piezoelectric resonator, and piezoelectric device

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101008

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20101019

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20101215

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110118

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110202

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140210

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees