JP2008135018A5 - - Google Patents

Download PDF

Info

Publication number
JP2008135018A5
JP2008135018A5 JP2007279231A JP2007279231A JP2008135018A5 JP 2008135018 A5 JP2008135018 A5 JP 2008135018A5 JP 2007279231 A JP2007279231 A JP 2007279231A JP 2007279231 A JP2007279231 A JP 2007279231A JP 2008135018 A5 JP2008135018 A5 JP 2008135018A5
Authority
JP
Japan
Prior art keywords
circuit
radio
cpus
router
function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007279231A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008135018A (ja
JP5100310B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2007279231A priority Critical patent/JP5100310B2/ja
Priority claimed from JP2007279231A external-priority patent/JP5100310B2/ja
Publication of JP2008135018A publication Critical patent/JP2008135018A/ja
Publication of JP2008135018A5 publication Critical patent/JP2008135018A5/ja
Application granted granted Critical
Publication of JP5100310B2 publication Critical patent/JP5100310B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2007279231A 2006-10-31 2007-10-26 半導体装置 Expired - Fee Related JP5100310B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007279231A JP5100310B2 (ja) 2006-10-31 2007-10-26 半導体装置

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2006296650 2006-10-31
JP2006296650 2006-10-31
JP2007279231A JP5100310B2 (ja) 2006-10-31 2007-10-26 半導体装置

Publications (3)

Publication Number Publication Date
JP2008135018A JP2008135018A (ja) 2008-06-12
JP2008135018A5 true JP2008135018A5 (https=) 2010-11-11
JP5100310B2 JP5100310B2 (ja) 2012-12-19

Family

ID=39559799

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007279231A Expired - Fee Related JP5100310B2 (ja) 2006-10-31 2007-10-26 半導体装置

Country Status (1)

Country Link
JP (1) JP5100310B2 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9375886B2 (en) 2008-10-31 2016-06-28 Johnson & Johnson Vision Care Inc. Ophthalmic device with embedded microcontroller
US9375885B2 (en) 2008-10-31 2016-06-28 Johnson & Johnson Vision Care, Inc. Processor controlled ophthalmic device
JP7236811B2 (ja) * 2018-03-30 2023-03-10 株式会社デンソー 情報処理装置

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2621577B2 (ja) * 1990-05-16 1997-06-18 日本電気株式会社 ウェハースケール集積回路
JPH04305757A (ja) * 1991-04-02 1992-10-28 Ricoh Co Ltd マルチプロセッサーシステム
JPH0512220A (ja) * 1991-07-05 1993-01-22 Fuji Xerox Co Ltd マルチプロセツサシステム
JP3338434B2 (ja) * 1994-02-28 2002-10-28 株式会社半導体エネルギー研究所 薄膜トランジスタの作製方法
JPH10256478A (ja) * 1997-03-11 1998-09-25 Toshiba Corp 半導体集積回路装置
JP4317320B2 (ja) * 2000-12-28 2009-08-19 庸美 徳原 結合型コンピュータ及びコンピュータ結合方法
JP3848994B2 (ja) * 2001-12-26 2006-11-22 株式会社デンソーウェーブ Ｉｃカードシステム，カードリーダ及びｉｃカード並びにｉｃカードシステムの通信制御方法
US7487504B2 (en) * 2002-02-06 2009-02-03 International Business Machines Corporation Thread dispatch for multiprocessor computer systems
JP4200866B2 (ja) * 2003-09-25 2008-12-24 ソニー株式会社 通信システム、通信装置および通信方法、記録媒体、並びにプログラム
JP4773693B2 (ja) * 2004-06-07 2011-09-14 キヤノン株式会社 メモリ制御システム
JP2006238282A (ja) * 2005-02-28 2006-09-07 Matsushita Electric Ind Co Ltd アンテナユニット、送受信装置、無線タグ読み取り装置、及び無線タグ読み取りシステム
US20060212677A1 (en) * 2005-03-15 2006-09-21 Intel Corporation Multicore processor having active and inactive execution cores

Similar Documents

Publication Publication Date Title
JP2015167227A5 (ja) 電子機器
US9684361B2 (en) Devices routing wakeup signals using physical layer directly to power management circuit without waking up link layer
TWI537942B (zh) 於自旋轉移力矩記憶體中之寫入操作技術
CN102934098B (zh) 使用数据总线反转讯号以减少同时的切换输出
KR20160069323A (ko) 저전력 작은-면적 고속 마스터-슬레이브 플립-플롭 회로와, 이를 포함하는 장치들
JP2010532905A5 (https=)
EP4235439A1 (en) Techniques to interpret command/address logic at a memory device as inverted or not
WO2015080819A1 (en) Error correction in memory
JP2011205630A5 (ja) 半導体装置、表示モジュール及び電子機器
JP2011512599A5 (https=)
JP2013084333A5 (ja) シフトレジスタ回路、表示装置及び電子機器
JP2005038557A5 (https=)
US9690494B2 (en) Managing concurrent access to multiple storage bank domains by multiple interfaces
JP2009205669A5 (https=)
JP2008135018A5 (https=)
CN107924920B (zh) 用于传送信号以操作静态随机存取存储器的架构
KR102341264B1 (ko) 래치를 이용한 레이저 검출기 및 이를 포함하는 반도체 장치
JP2015180052A5 (ja) 半導体装置
JP2013016155A5 (ja) 通信方法
US20130235675A1 (en) Output driving circuit capable of decreasing noise, and semiconductor memory device including the same
JP2007036216A5 (https=)
CN106357262B (zh) 半导体装置
US20160118090A1 (en) Semiconductor device including latch controller for preventing dc current from flowing between differential signals and method of operating same
US20190258583A1 (en) Memory utilized as both system memory and near memory
US20180144785A1 (en) Buffer circuit, semiconductor apparatus and system using the same