JP2008060309A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2008060309A JP2008060309A JP2006235229A JP2006235229A JP2008060309A JP 2008060309 A JP2008060309 A JP 2008060309A JP 2006235229 A JP2006235229 A JP 2006235229A JP 2006235229 A JP2006235229 A JP 2006235229A JP 2008060309 A JP2008060309 A JP 2008060309A
- Authority
- JP
- Japan
- Prior art keywords
- sealing resin
- solder
- semiconductor
- semiconductor device
- thermal expansion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19105—Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
Landscapes
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
Abstract
【解決手段】ヤング率が10MPaから50MPaであり、かつ熱膨張係数が10ppm/℃から100ppm/℃、あるいはヤング率が10MPaであり、かつ熱膨張係数が100ppm/℃から200ppm/℃である封止樹脂5を使用することにより、半導体装置3の信頼性を確保しながら、近傍の半田9の一部分を樹脂が覆ったとしても半田の噴出が発生しない。
【選択図】図1
Description
(1)熱膨張係数:200ppm/℃、ヤング率:10MPa〜50MPa
(2)熱膨張係数:100ppm/℃、ヤング率:10MPa〜50MPa
(3)熱膨張係数:20ppm/℃、 ヤング率:10MPa〜2000MPa
(4)熱膨張係数:10ppm/℃、 ヤング率:10MPa〜2000MPa
このようにして作成した半導体装置3について、半田噴出試験と、温度サイクル信頼性試験を実施した。半田噴出試験は、実装完了後の半導体装置3において電子部品8の半田9部を10倍の顕微鏡を用いて、半田噴出有無の検査を実施した。合格基準は半田噴出の発生なきことである。
2 半導体
3 半導体装置
4 接続用エポキシ樹脂
5 封止樹脂
6 電極
7 金線
8 電子部品
9 半田
10 電極
11 半導体2の端面と電極6の中心までの距離
12 電極6の中心から電子部品8の端面までの距離
12’ 電極6の中心から電子部品8の端面までの距離
13 封止樹脂
14 噴出した半田
Claims (2)
- セラミック基板上にダイボンド材により半導体を接続し、前記半導体上を封止樹脂材により封止された半導体装置において、
前記封止樹脂の熱膨張係数が10ppm/℃から100ppm/℃の範囲であり、かつそのヤング率が10MPaから50MPaの範囲にあることを特徴とする半導体装置。 - セラミック基板上にダイボンド材により半導体を接続し、前記半導体上を封止樹脂材により封止された半導体装置において、
前記封止樹脂の熱膨張係数が100ppm/℃から200ppm/℃の範囲であり、かつそのヤング率が10MPaであることを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006235229A JP2008060309A (ja) | 2006-08-31 | 2006-08-31 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006235229A JP2008060309A (ja) | 2006-08-31 | 2006-08-31 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2008060309A true JP2008060309A (ja) | 2008-03-13 |
Family
ID=39242706
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006235229A Pending JP2008060309A (ja) | 2006-08-31 | 2006-08-31 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2008060309A (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010219420A (ja) * | 2009-03-18 | 2010-09-30 | Fuji Electric Systems Co Ltd | 半導体装置 |
JP6461264B1 (ja) * | 2017-08-30 | 2019-01-30 | 三菱電機株式会社 | 電力変換装置 |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001015649A (ja) * | 1999-06-29 | 2001-01-19 | Kyocera Corp | 半導体素子実装用配線基板および配線基板実装構造 |
-
2006
- 2006-08-31 JP JP2006235229A patent/JP2008060309A/ja active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001015649A (ja) * | 1999-06-29 | 2001-01-19 | Kyocera Corp | 半導体素子実装用配線基板および配線基板実装構造 |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2010219420A (ja) * | 2009-03-18 | 2010-09-30 | Fuji Electric Systems Co Ltd | 半導体装置 |
JP6461264B1 (ja) * | 2017-08-30 | 2019-01-30 | 三菱電機株式会社 | 電力変換装置 |
JP2019047549A (ja) * | 2017-08-30 | 2019-03-22 | 三菱電機株式会社 | 電力変換装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8072770B2 (en) | Semiconductor package with a mold material encapsulating a chip and a portion of a lead frame | |
US20080157327A1 (en) | Package on package structure for semiconductor devices and method of the same | |
KR100630684B1 (ko) | 솔더 접합 신뢰도(sjr)를 높일 수 있는 인쇄회로기판및 이를 이용한 반도체 패키지 모듈 | |
KR100642356B1 (ko) | 반도체장치와 반도체장치용 다층 기판 | |
US9634180B2 (en) | Method for forming semiconductor device package with slanting structures | |
US20070130554A1 (en) | Integrated Circuit With Dual Electrical Attachment Pad Configuration | |
JP2009010378A (ja) | 擬似チップを有する半導体素子パッケージ | |
TWI406342B (zh) | 具有非阻焊限定型防焊層之半導體封裝及其製造方法 | |
US20130181351A1 (en) | Semiconductor Device Package with Slanting Structures | |
JP2008060309A (ja) | 半導体装置 | |
KR100434201B1 (ko) | 반도체 패키지 및 그 제조 방법 | |
US20110061907A1 (en) | Printed circuit board and method of manufacturing the same | |
JP2009188392A (ja) | 半導体装置及び半導体装置の製造方法 | |
KR20110013902A (ko) | 패키지 및 그 제조방법 | |
KR100728529B1 (ko) | 시스템 인 패키지 | |
JPH07273244A (ja) | 半導体パッケージ | |
JP2001185642A (ja) | 半導体実装用パッケージ基板 | |
JP4175339B2 (ja) | 半導体装置の製造方法 | |
JP2001102492A (ja) | 配線基板およびその実装構造 | |
KR20070098037A (ko) | 패키지용 인쇄회로기판 및 그 제조방법 | |
JP2008112878A (ja) | 半導体装置 | |
JP2001244390A (ja) | 半導体素子用パッケージおよびその実装構造 | |
JP3314139B2 (ja) | 半導体装置 | |
TWI416698B (zh) | 半導體封裝結構 | |
JP2022047632A (ja) | 配線基板、半導体装置及びその製造方法半導体装置及びその製造方法半導体装置及びその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090602 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20090714 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20091106 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120327 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20120731 |