JP2007502462A5 - - Google Patents

Download PDF

Info

Publication number
JP2007502462A5
JP2007502462A5 JP2006523198A JP2006523198A JP2007502462A5 JP 2007502462 A5 JP2007502462 A5 JP 2007502462A5 JP 2006523198 A JP2006523198 A JP 2006523198A JP 2006523198 A JP2006523198 A JP 2006523198A JP 2007502462 A5 JP2007502462 A5 JP 2007502462A5
Authority
JP
Japan
Prior art keywords
debug
writing
volatile element
debug circuit
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006523198A
Other languages
English (en)
Japanese (ja)
Other versions
JP4728237B2 (ja
JP2007502462A (ja
Filing date
Publication date
Priority claimed from US10/638,795 external-priority patent/US7248069B2/en
Application filed filed Critical
Publication of JP2007502462A publication Critical patent/JP2007502462A/ja
Publication of JP2007502462A5 publication Critical patent/JP2007502462A5/ja
Application granted granted Critical
Publication of JP4728237B2 publication Critical patent/JP4728237B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2006523198A 2003-08-11 2004-07-15 デバッグ回路のセキュリティを確保する方法及び装置 Expired - Fee Related JP4728237B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US10/638,795 US7248069B2 (en) 2003-08-11 2003-08-11 Method and apparatus for providing security for debug circuitry
US10/638,795 2003-08-11
PCT/US2004/022513 WO2005020280A2 (en) 2003-08-11 2004-07-15 Method and apparatus for providing security for debug circuitry

Publications (3)

Publication Number Publication Date
JP2007502462A JP2007502462A (ja) 2007-02-08
JP2007502462A5 true JP2007502462A5 (cg-RX-API-DMAC7.html) 2007-08-30
JP4728237B2 JP4728237B2 (ja) 2011-07-20

Family

ID=34135734

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006523198A Expired - Fee Related JP4728237B2 (ja) 2003-08-11 2004-07-15 デバッグ回路のセキュリティを確保する方法及び装置

Country Status (7)

Country Link
US (1) US7248069B2 (cg-RX-API-DMAC7.html)
EP (1) EP1656762A2 (cg-RX-API-DMAC7.html)
JP (1) JP4728237B2 (cg-RX-API-DMAC7.html)
KR (1) KR101022639B1 (cg-RX-API-DMAC7.html)
CN (1) CN1820453B (cg-RX-API-DMAC7.html)
TW (1) TWI360991B (cg-RX-API-DMAC7.html)
WO (1) WO2005020280A2 (cg-RX-API-DMAC7.html)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7240303B1 (en) 1999-11-30 2007-07-03 Synplicity, Inc. Hardware/software co-debugging in a hardware description language
US7058856B2 (en) * 2000-07-18 2006-06-06 Oki Electric Industry Co., Ltd. Semiconductor circuit with flash ROM and improved security for the contents thereof
US7222315B2 (en) 2000-11-28 2007-05-22 Synplicity, Inc. Hardware-based HDL code coverage and design analysis
US7827510B1 (en) 2002-06-07 2010-11-02 Synopsys, Inc. Enhanced hardware debugging with embedded FPGAS in a hardware description language
US20060259828A1 (en) 2005-05-16 2006-11-16 Texas Instruments Incorporated Systems and methods for controlling access to secure debugging and profiling features of a computer system
US9633213B2 (en) * 2005-05-16 2017-04-25 Texas Instruments Incorporated Secure emulation logic between page attribute table and test interface
JP2007026051A (ja) * 2005-07-15 2007-02-01 Matsushita Electric Ind Co Ltd 情報処理装置および情報処理システム
US7665002B1 (en) 2005-12-14 2010-02-16 Advanced Micro Devices, Inc. Multi-core integrated circuit with shared debug port
GB0615392D0 (en) * 2006-08-03 2006-09-13 Wivenhoe Technology Ltd Pseudo random number circuitry
DE102006043167B4 (de) 2006-09-14 2014-10-16 Ams Ag Mikrocontroller und Verfahren zum Starten eines Anwendungsprogramms auf einem Mikrocontroller
GB2446831B (en) * 2007-02-22 2011-06-15 Advanced Risc Mach Ltd Selective disabling of diagnostic functions within a data processing system
CN101689149A (zh) * 2007-07-05 2010-03-31 Nxp股份有限公司 提高微处理器安全性的方法
US7975307B2 (en) * 2007-09-07 2011-07-05 Freescale Semiconductor, Inc. Securing proprietary functions from scan access
US20090204823A1 (en) * 2008-02-07 2009-08-13 Analog Devices, Inc. Method and apparatus for controlling system access during protected modes of operation
US8332641B2 (en) * 2009-01-30 2012-12-11 Freescale Semiconductor, Inc. Authenticated debug access for field returns
US8276199B2 (en) 2009-04-09 2012-09-25 Freescale Semiconductor, Inc. Method and device for secure test port authentication
KR101554326B1 (ko) 2009-05-21 2015-09-18 삼성전자주식회사 저장 장치 및 그것의 동작 방법
US8495758B2 (en) * 2010-06-18 2013-07-23 Alcatel Lucent Method and apparatus for providing scan chain security
US8880779B2 (en) 2011-08-05 2014-11-04 Apple Inc. Debugging a memory subsystem
US9292713B2 (en) * 2013-03-13 2016-03-22 Intel Corporation Tiered access to on chip features
EP2843429B1 (en) 2013-09-03 2016-11-23 Telefonaktiebolaget LM Ericsson (publ) Enabling secured debug of an integrated circuit
CN104699575B (zh) * 2013-12-09 2018-04-20 华为技术有限公司 Fpga芯片和fpga系统
US9942049B2 (en) * 2014-04-04 2018-04-10 Qualcomm Incorporated Remote station and method for re-enabling a disabled debug capability in a system-on-a-chip device
EP3437103B1 (en) * 2016-04-01 2021-10-13 Hewlett-Packard Development Company, L.P. Integrated circuit device using multiple one-time programmable bits to control access to a resource
FR3072195B1 (fr) * 2017-10-11 2019-10-18 Stmicroelectronics (Rousset) Sas Procede de gestion d'un retour de produit pour analyse et produit correspondant
US20200341058A1 (en) * 2019-04-28 2020-10-29 Nuvoton Technology Corporation Time-limited debug mode
CN110334551A (zh) * 2019-06-28 2019-10-15 深圳忆联信息系统有限公司 提升固态硬盘主控芯片安全性的方法及装置
US12072971B2 (en) * 2020-10-14 2024-08-27 Mobileye Vision Technologies Ltd. Secure debugging
US11940494B2 (en) 2021-11-11 2024-03-26 Samsung Electronics Co., Ltd. System on chip for performing scan test and method of designing the same
CN115378422B (zh) * 2022-10-20 2022-12-20 成都市硅海武林科技有限公司 一种反熔丝fpga开发者模式电路及用户编程方法
US12393505B2 (en) * 2023-01-17 2025-08-19 Stmicroelectronics International N.V. Reset circuitry providing independent reset signal for trace and debug logic

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0855023A (ja) * 1994-07-25 1996-02-27 Motorola Inc データ処理システムおよびその方法
US5627478A (en) * 1995-07-06 1997-05-06 Micron Technology, Inc. Apparatus for disabling and re-enabling access to IC test functions
US5898776A (en) * 1996-11-21 1999-04-27 Quicklogic Corporation Security antifuse that prevents readout of some but not other information from a programmed field programmable gate array
JP4260984B2 (ja) * 1999-06-04 2009-04-30 株式会社東芝 情報処理装置および情報処理方法
JP2001092686A (ja) * 1999-09-22 2001-04-06 Hitachi Ltd 半導体装置
JP3760087B2 (ja) * 2000-07-18 2006-03-29 株式会社 沖マイクロデザイン 半導体回路
US7058856B2 (en) * 2000-07-18 2006-06-06 Oki Electric Industry Co., Ltd. Semiconductor circuit with flash ROM and improved security for the contents thereof
US7103782B1 (en) * 2000-09-27 2006-09-05 Motorola, Inc. Secure memory and processing system having laser-scribed encryption key
US6976136B2 (en) * 2001-05-07 2005-12-13 National Semiconductor Corporation Flash memory protection scheme for secured shared BIOS implementation in personal computers with an embedded controller
US6925570B2 (en) * 2001-05-15 2005-08-02 International Business Machines Corporation Method and system for setting a secure computer environment
US20030005335A1 (en) * 2001-06-28 2003-01-02 Hidekazu Watanabe Protecting secured codes and circuits in an integrated circuit
EP1276033B1 (de) * 2001-07-10 2012-03-14 Trident Microsystems (Far East) Ltd. Speichereinrichtung mit Datenschutz in einem Prozessor
JP2003177938A (ja) * 2001-12-07 2003-06-27 Fujitsu Ltd 電子装置及びそのデバッグ認証方法
EP1331539B1 (en) * 2002-01-16 2016-09-28 Texas Instruments France Secure mode for processors supporting MMU and interrupts
EP1329787B1 (en) * 2002-01-16 2019-08-28 Texas Instruments Incorporated Secure mode indicator for smart phone or PDA

Similar Documents

Publication Publication Date Title
JP2007502462A5 (cg-RX-API-DMAC7.html)
CN103081020B (zh) 在具有第一磁性隧道结及第二磁性隧道结的位单元处产生不可逆状态
TW510080B (en) Secure programmable logic device
TW200603167A (en) Semiconductor integrated circuit device with otp memory and programming method for otp memory
JP4728237B2 (ja) デバッグ回路のセキュリティを確保する方法及び装置
MEP19808A (en) A method for making a secure personal card and its working process
TW200702996A (en) Using electrically programmable fuses to hide architecture, prevent reverse engineering, and make a device inoperable
JP2006166430A5 (cg-RX-API-DMAC7.html)
WO2009031677A1 (ja) 半導体装置
TW200635015A (en) Changing chip function based on fuse states
JP2010506341A5 (cg-RX-API-DMAC7.html)
GB2478874B (en) Memory management method, information precessing device, program creation method, and program
JP2008310424A5 (cg-RX-API-DMAC7.html)
JP2010508654A5 (cg-RX-API-DMAC7.html)
JP2012128860A5 (cg-RX-API-DMAC7.html)
WO2009013831A1 (ja) 情報処理端末及び改ざん検証方法
TW200634838A (en) Page buffer of flash memory device with improved program operation performance and program operation control method
JP2006127648A (ja) 不揮発性記憶装置及び電子機器
JP2006501735A5 (cg-RX-API-DMAC7.html)
JP2019500798A5 (cg-RX-API-DMAC7.html)
JP2011002945A5 (cg-RX-API-DMAC7.html)
CN106128497A (zh) 一种带有读出电路的一次性可编程器件及数据读取方法
JP2007502480A5 (cg-RX-API-DMAC7.html)
CN103885437A (zh) 一种数据安全保护方法、装置及电子控制单元
JP2009171125A5 (cg-RX-API-DMAC7.html)