KR101022639B1 - 디버그 회로에 안전성을 제공하는 방법 및 장치 - Google Patents

디버그 회로에 안전성을 제공하는 방법 및 장치 Download PDF

Info

Publication number
KR101022639B1
KR101022639B1 KR1020067002820A KR20067002820A KR101022639B1 KR 101022639 B1 KR101022639 B1 KR 101022639B1 KR 1020067002820 A KR1020067002820 A KR 1020067002820A KR 20067002820 A KR20067002820 A KR 20067002820A KR 101022639 B1 KR101022639 B1 KR 101022639B1
Authority
KR
South Korea
Prior art keywords
debug
state
circuit
programming
authentication
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020067002820A
Other languages
English (en)
Korean (ko)
Other versions
KR20060060017A (ko
Inventor
윌리엄 씨 모이어
토마스 이. 타식
Original Assignee
프리스케일 세미컨덕터, 인크.
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 프리스케일 세미컨덕터, 인크. filed Critical 프리스케일 세미컨덕터, 인크.
Publication of KR20060060017A publication Critical patent/KR20060060017A/ko
Application granted granted Critical
Publication of KR101022639B1 publication Critical patent/KR101022639B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/28—Error detection; Error correction; Monitoring by checking the correct order of processing
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Prevention of errors by analysis, debugging or testing of software
    • G06F11/362—Debugging of software
    • G06F11/3648—Debugging of software using additional hardware
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/71—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure computing or processing of information
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Quality & Reliability (AREA)
  • Mathematical Physics (AREA)
  • Computer Security & Cryptography (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Storage Device Security (AREA)
  • Debugging And Monitoring (AREA)
  • Microcomputers (AREA)
KR1020067002820A 2003-08-11 2004-07-15 디버그 회로에 안전성을 제공하는 방법 및 장치 Expired - Fee Related KR101022639B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/638,795 US7248069B2 (en) 2003-08-11 2003-08-11 Method and apparatus for providing security for debug circuitry
US10/638,795 2003-08-11

Publications (2)

Publication Number Publication Date
KR20060060017A KR20060060017A (ko) 2006-06-02
KR101022639B1 true KR101022639B1 (ko) 2011-03-22

Family

ID=34135734

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020067002820A Expired - Fee Related KR101022639B1 (ko) 2003-08-11 2004-07-15 디버그 회로에 안전성을 제공하는 방법 및 장치

Country Status (7)

Country Link
US (1) US7248069B2 (cg-RX-API-DMAC7.html)
EP (1) EP1656762A2 (cg-RX-API-DMAC7.html)
JP (1) JP4728237B2 (cg-RX-API-DMAC7.html)
KR (1) KR101022639B1 (cg-RX-API-DMAC7.html)
CN (1) CN1820453B (cg-RX-API-DMAC7.html)
TW (1) TWI360991B (cg-RX-API-DMAC7.html)
WO (1) WO2005020280A2 (cg-RX-API-DMAC7.html)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7240303B1 (en) 1999-11-30 2007-07-03 Synplicity, Inc. Hardware/software co-debugging in a hardware description language
US7058856B2 (en) * 2000-07-18 2006-06-06 Oki Electric Industry Co., Ltd. Semiconductor circuit with flash ROM and improved security for the contents thereof
US7222315B2 (en) 2000-11-28 2007-05-22 Synplicity, Inc. Hardware-based HDL code coverage and design analysis
US7827510B1 (en) 2002-06-07 2010-11-02 Synopsys, Inc. Enhanced hardware debugging with embedded FPGAS in a hardware description language
US20060259828A1 (en) 2005-05-16 2006-11-16 Texas Instruments Incorporated Systems and methods for controlling access to secure debugging and profiling features of a computer system
US9633213B2 (en) * 2005-05-16 2017-04-25 Texas Instruments Incorporated Secure emulation logic between page attribute table and test interface
JP2007026051A (ja) * 2005-07-15 2007-02-01 Matsushita Electric Ind Co Ltd 情報処理装置および情報処理システム
US7665002B1 (en) 2005-12-14 2010-02-16 Advanced Micro Devices, Inc. Multi-core integrated circuit with shared debug port
GB0615392D0 (en) * 2006-08-03 2006-09-13 Wivenhoe Technology Ltd Pseudo random number circuitry
DE102006043167B4 (de) 2006-09-14 2014-10-16 Ams Ag Mikrocontroller und Verfahren zum Starten eines Anwendungsprogramms auf einem Mikrocontroller
GB2446831B (en) * 2007-02-22 2011-06-15 Advanced Risc Mach Ltd Selective disabling of diagnostic functions within a data processing system
CN101689149A (zh) * 2007-07-05 2010-03-31 Nxp股份有限公司 提高微处理器安全性的方法
US7975307B2 (en) * 2007-09-07 2011-07-05 Freescale Semiconductor, Inc. Securing proprietary functions from scan access
US20090204823A1 (en) * 2008-02-07 2009-08-13 Analog Devices, Inc. Method and apparatus for controlling system access during protected modes of operation
US8332641B2 (en) * 2009-01-30 2012-12-11 Freescale Semiconductor, Inc. Authenticated debug access for field returns
US8276199B2 (en) 2009-04-09 2012-09-25 Freescale Semiconductor, Inc. Method and device for secure test port authentication
KR101554326B1 (ko) 2009-05-21 2015-09-18 삼성전자주식회사 저장 장치 및 그것의 동작 방법
US8495758B2 (en) * 2010-06-18 2013-07-23 Alcatel Lucent Method and apparatus for providing scan chain security
US8880779B2 (en) 2011-08-05 2014-11-04 Apple Inc. Debugging a memory subsystem
US9292713B2 (en) * 2013-03-13 2016-03-22 Intel Corporation Tiered access to on chip features
EP2843429B1 (en) 2013-09-03 2016-11-23 Telefonaktiebolaget LM Ericsson (publ) Enabling secured debug of an integrated circuit
CN104699575B (zh) * 2013-12-09 2018-04-20 华为技术有限公司 Fpga芯片和fpga系统
US9942049B2 (en) * 2014-04-04 2018-04-10 Qualcomm Incorporated Remote station and method for re-enabling a disabled debug capability in a system-on-a-chip device
EP3437103B1 (en) * 2016-04-01 2021-10-13 Hewlett-Packard Development Company, L.P. Integrated circuit device using multiple one-time programmable bits to control access to a resource
FR3072195B1 (fr) * 2017-10-11 2019-10-18 Stmicroelectronics (Rousset) Sas Procede de gestion d'un retour de produit pour analyse et produit correspondant
US20200341058A1 (en) * 2019-04-28 2020-10-29 Nuvoton Technology Corporation Time-limited debug mode
CN110334551A (zh) * 2019-06-28 2019-10-15 深圳忆联信息系统有限公司 提升固态硬盘主控芯片安全性的方法及装置
US12072971B2 (en) * 2020-10-14 2024-08-27 Mobileye Vision Technologies Ltd. Secure debugging
US11940494B2 (en) 2021-11-11 2024-03-26 Samsung Electronics Co., Ltd. System on chip for performing scan test and method of designing the same
CN115378422B (zh) * 2022-10-20 2022-12-20 成都市硅海武林科技有限公司 一种反熔丝fpga开发者模式电路及用户编程方法
US12393505B2 (en) * 2023-01-17 2025-08-19 Stmicroelectronics International N.V. Reset circuitry providing independent reset signal for trace and debug logic

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020018380A1 (en) * 2000-07-18 2002-02-14 Nobuaki Shinmori Semiconductor circuit
US20030005335A1 (en) * 2001-06-28 2003-01-02 Hidekazu Watanabe Protecting secured codes and circuits in an integrated circuit

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0855023A (ja) * 1994-07-25 1996-02-27 Motorola Inc データ処理システムおよびその方法
US5627478A (en) * 1995-07-06 1997-05-06 Micron Technology, Inc. Apparatus for disabling and re-enabling access to IC test functions
US5898776A (en) * 1996-11-21 1999-04-27 Quicklogic Corporation Security antifuse that prevents readout of some but not other information from a programmed field programmable gate array
JP4260984B2 (ja) * 1999-06-04 2009-04-30 株式会社東芝 情報処理装置および情報処理方法
JP2001092686A (ja) * 1999-09-22 2001-04-06 Hitachi Ltd 半導体装置
JP3760087B2 (ja) * 2000-07-18 2006-03-29 株式会社 沖マイクロデザイン 半導体回路
US7103782B1 (en) * 2000-09-27 2006-09-05 Motorola, Inc. Secure memory and processing system having laser-scribed encryption key
US6976136B2 (en) * 2001-05-07 2005-12-13 National Semiconductor Corporation Flash memory protection scheme for secured shared BIOS implementation in personal computers with an embedded controller
US6925570B2 (en) * 2001-05-15 2005-08-02 International Business Machines Corporation Method and system for setting a secure computer environment
EP1276033B1 (de) * 2001-07-10 2012-03-14 Trident Microsystems (Far East) Ltd. Speichereinrichtung mit Datenschutz in einem Prozessor
JP2003177938A (ja) * 2001-12-07 2003-06-27 Fujitsu Ltd 電子装置及びそのデバッグ認証方法
EP1331539B1 (en) * 2002-01-16 2016-09-28 Texas Instruments France Secure mode for processors supporting MMU and interrupts
EP1329787B1 (en) * 2002-01-16 2019-08-28 Texas Instruments Incorporated Secure mode indicator for smart phone or PDA

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020018380A1 (en) * 2000-07-18 2002-02-14 Nobuaki Shinmori Semiconductor circuit
US20030005335A1 (en) * 2001-06-28 2003-01-02 Hidekazu Watanabe Protecting secured codes and circuits in an integrated circuit

Also Published As

Publication number Publication date
CN1820453A (zh) 2006-08-16
WO2005020280A2 (en) 2005-03-03
CN1820453B (zh) 2010-10-27
US7248069B2 (en) 2007-07-24
TWI360991B (en) 2012-03-21
TW200522640A (en) 2005-07-01
US20050039039A1 (en) 2005-02-17
WO2005020280A3 (en) 2005-07-28
JP4728237B2 (ja) 2011-07-20
EP1656762A2 (en) 2006-05-17
JP2007502462A (ja) 2007-02-08
KR20060060017A (ko) 2006-06-02

Similar Documents

Publication Publication Date Title
KR101022639B1 (ko) 디버그 회로에 안전성을 제공하는 방법 및 장치
KR100977675B1 (ko) 집적 회로 보안과 그 방법
EP3287800B1 (en) Jtag debug apparatus and jtag debug method
EP1502466B1 (en) Prevention of the use of unauthorised software stored in the memory of an electronic device such as a cell phone
US8051345B2 (en) Method and apparatus for securing digital information on an integrated circuit during test operating modes
US20030140255A1 (en) Management system, method and apparatus for licensed delivery and accounting of electronic circuits
JP2000122931A (ja) デジタル集積回路
US20030212897A1 (en) Method and system for maintaining secure semiconductor device areas
JP4182740B2 (ja) マイクロコンピュータ
US8397079B2 (en) Method and apparatus for securing digital information on an integrated circuit read only memory during test operating modes
CN101243453A (zh) 控制内置存储器访问
CN103529381B (zh) 具有可编程保险丝的集成电路
WO2008014195A2 (en) Apparatus and method for protection of memory in a microprocessor
US7058980B1 (en) Device and method for protecting memory data against illicit access
US10289872B2 (en) Secure mechanism for finite provisioning of an integrated circuit
CN115938462A (zh) 一种测试模式的控制方法、装置、芯片、介质及模组设备
US12117487B2 (en) Protection of the content of a fuse memory
CN120832702A (zh) 一种芯片系统、调试方法及电子设备

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-3-3-R10-R18-oth-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

FPAY Annual fee payment

Payment date: 20140225

Year of fee payment: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

FPAY Annual fee payment

Payment date: 20150227

Year of fee payment: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20160310

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20160310

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301