JP2007180512A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007180512A5 JP2007180512A5 JP2006312711A JP2006312711A JP2007180512A5 JP 2007180512 A5 JP2007180512 A5 JP 2007180512A5 JP 2006312711 A JP2006312711 A JP 2006312711A JP 2006312711 A JP2006312711 A JP 2006312711A JP 2007180512 A5 JP2007180512 A5 JP 2007180512A5
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- semiconductor integrated
- integrated circuit
- insulating layer
- cover
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000000758 substrate Substances 0.000 claims 112
- 239000004065 semiconductor Substances 0.000 claims 99
- 238000004519 manufacturing process Methods 0.000 claims 12
- 238000000034 method Methods 0.000 claims 12
- 239000000463 material Substances 0.000 claims 2
- 239000011347 resin Substances 0.000 claims 2
- 229920005989 resin Polymers 0.000 claims 2
- 125000003700 epoxy group Chemical group 0.000 claims 1
- 238000000926 separation method Methods 0.000 claims 1
- 125000000391 vinyl group Chemical group [H]C([*])=C([H])[H] 0.000 claims 1
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2006312711A JP5004562B2 (ja) | 2005-12-02 | 2006-11-20 | 半導体装置の作製方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2005348872 | 2005-12-02 | ||
| JP2005348872 | 2005-12-02 | ||
| JP2006312711A JP5004562B2 (ja) | 2005-12-02 | 2006-11-20 | 半導体装置の作製方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2007180512A JP2007180512A (ja) | 2007-07-12 |
| JP2007180512A5 true JP2007180512A5 (enExample) | 2008-11-20 |
| JP5004562B2 JP5004562B2 (ja) | 2012-08-22 |
Family
ID=38305335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2006312711A Expired - Fee Related JP5004562B2 (ja) | 2005-12-02 | 2006-11-20 | 半導体装置の作製方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP5004562B2 (enExample) |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08172159A (ja) * | 1994-12-16 | 1996-07-02 | Hitachi Ltd | 半導体集積回路装置の製造方法、それに用いるウエハ搬送治具および半導体集積回路装置 |
| EP2565924B1 (en) * | 2001-07-24 | 2018-01-10 | Samsung Electronics Co., Ltd. | Transfer method |
| JP2004134672A (ja) * | 2002-10-11 | 2004-04-30 | Sony Corp | 超薄型半導体装置の製造方法および製造装置、並びに超薄型の裏面照射型固体撮像装置の製造方法および製造装置 |
-
2006
- 2006-11-20 JP JP2006312711A patent/JP5004562B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2010116694A3 (en) | Method of manufacturing semiconductor device | |
| CN104103596B (zh) | 包括玻璃焊接掩模层的集成电路封装组件 | |
| US9627311B2 (en) | Chip package, package substrate and manufacturing method thereof | |
| JP2017531323A5 (enExample) | ||
| TW200504847A (en) | Semiconductor device and method of manufacturing the same | |
| JP2009027039A5 (enExample) | ||
| WO2012074783A3 (en) | Low-profile microelectronic package, method of manufacturing same, and electronic assembly containing same | |
| JP2009130104A5 (enExample) | ||
| EP2441530A3 (en) | Electromechanical transducer and method of manufacturing the same | |
| WO2010056479A3 (en) | Flexible and stackable semiconductor die packages, systems using the same, and methods of making the same | |
| CN103325799A (zh) | 芯片堆迭结构及其制造方法 | |
| WO2007106625A2 (en) | Perforated embedded plane package and method | |
| KR20150033937A (ko) | 반도체 패키지 및 그 제작 방법 | |
| WO2007142865A3 (en) | Thin film photovoltaic structure and fabrication | |
| JP2013513971A5 (enExample) | ||
| US20180358296A1 (en) | Electronic assembly that includes a bridge | |
| JP6425941B2 (ja) | 電子デバイス及び電子デバイスの製造方法 | |
| WO2009072493A1 (ja) | 感光性接着剤、半導体装置及び半導体装置の製造方法 | |
| JP2009117688A5 (enExample) | ||
| US20150279813A1 (en) | Electronic package and method of connecting a first die to a second die to form an electronic package | |
| JP2006121060A5 (enExample) | ||
| JP2007180512A5 (enExample) | ||
| JP2007331095A5 (enExample) | ||
| JP2017526178A (ja) | Soiウエハ中に複数の活性層を備えた半導体構造 | |
| TWI548048B (zh) | 晶片封裝體及其製造方法 |