JP2006054433A5 - - Google Patents

Download PDF

Info

Publication number
JP2006054433A5
JP2006054433A5 JP2005183686A JP2005183686A JP2006054433A5 JP 2006054433 A5 JP2006054433 A5 JP 2006054433A5 JP 2005183686 A JP2005183686 A JP 2005183686A JP 2005183686 A JP2005183686 A JP 2005183686A JP 2006054433 A5 JP2006054433 A5 JP 2006054433A5
Authority
JP
Japan
Prior art keywords
dielectric layer
dual damascene
damascene conductive
via bar
conductive via
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005183686A
Other languages
English (en)
Japanese (ja)
Other versions
JP5229710B2 (ja
JP2006054433A (ja
Filing date
Publication date
Priority claimed from US10/710,478 external-priority patent/US7223684B2/en
Application filed filed Critical
Publication of JP2006054433A publication Critical patent/JP2006054433A/ja
Publication of JP2006054433A5 publication Critical patent/JP2006054433A5/ja
Application granted granted Critical
Publication of JP5229710B2 publication Critical patent/JP5229710B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2005183686A 2004-07-14 2005-06-23 デュアルダ・マシン構造体およびその形成方法 Expired - Lifetime JP5229710B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/710478 2004-07-14
US10/710,478 US7223684B2 (en) 2004-07-14 2004-07-14 Dual damascene wiring and method

Publications (3)

Publication Number Publication Date
JP2006054433A JP2006054433A (ja) 2006-02-23
JP2006054433A5 true JP2006054433A5 (enExample) 2008-06-19
JP5229710B2 JP5229710B2 (ja) 2013-07-03

Family

ID=35598615

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005183686A Expired - Lifetime JP5229710B2 (ja) 2004-07-14 2005-06-23 デュアルダ・マシン構造体およびその形成方法

Country Status (4)

Country Link
US (2) US7223684B2 (enExample)
JP (1) JP5229710B2 (enExample)
CN (1) CN100463160C (enExample)
TW (1) TWI341568B (enExample)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7545045B2 (en) * 2005-03-24 2009-06-09 Taiwan Semiconductor Manufacturing Co., Ltd. Dummy via for reducing proximity effect and method of using the same
US7615476B2 (en) * 2005-06-30 2009-11-10 Intel Corporation Electromigration-resistant and compliant wire interconnects, nano-sized solder compositions, systems made thereof, and methods of assembling soldered packages
US7524595B2 (en) * 2005-09-08 2009-04-28 United Microelectronics Corp. Process for forming anti-reflection coating and method for improving accuracy of overlay measurement and alignment
KR100737155B1 (ko) * 2006-08-28 2007-07-06 동부일렉트로닉스 주식회사 반도체 소자의 고주파 인덕터 제조 방법
CN101154046B (zh) * 2006-09-30 2010-12-22 中芯国际集成电路制造(上海)有限公司 双镶嵌结构的制造方法
US7488682B2 (en) * 2006-10-03 2009-02-10 International Business Machines Corporation High-density 3-dimensional resistors
US7608538B2 (en) * 2007-01-05 2009-10-27 International Business Machines Corporation Formation of vertical devices by electroplating
US8952547B2 (en) 2007-07-09 2015-02-10 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device with contact structure with first/second contacts formed in first/second dielectric layers and method of forming same
US8299622B2 (en) * 2008-08-05 2012-10-30 International Business Machines Corporation IC having viabar interconnection and related method
US8138036B2 (en) * 2008-08-08 2012-03-20 International Business Machines Corporation Through silicon via and method of fabricating same
JP2010141097A (ja) * 2008-12-11 2010-06-24 Panasonic Corp 半導体装置及びその製造方法
JP2010153543A (ja) * 2008-12-25 2010-07-08 Fujitsu Ltd 半導体装置およびその製造方法
US8659156B2 (en) 2011-10-18 2014-02-25 International Business Machines Corporation Interconnect structure with an electromigration and stress migration enhancement liner
US9099471B2 (en) 2013-03-12 2015-08-04 International Business Machines Corporation Semiconductor device channels
US9076848B2 (en) 2013-03-12 2015-07-07 International Business Machines Corporation Semiconductor device channels
US9111935B2 (en) * 2013-03-12 2015-08-18 International Business Machines Corporation Multiple-patterned semiconductor device channels
US9831214B2 (en) * 2014-06-18 2017-11-28 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device packages, packaging methods, and packaged semiconductor devices
US10177032B2 (en) * 2014-06-18 2019-01-08 Taiwan Semiconductor Manufacturing Company, Ltd. Devices, packaging devices, and methods of packaging semiconductor devices
US10461149B1 (en) * 2018-06-28 2019-10-29 Micron Technology, Inc. Elevationally-elongated conductive structure of integrated circuitry, method of forming an array of capacitors, method of forming DRAM circuitry, and method of forming an elevationally-elongated conductive structure of integrated circuitry
US10475796B1 (en) 2018-06-28 2019-11-12 Micron Technology, Inc. Method of forming an array of capacitors, a method of forming DRAM circuitry, and a method of forming an elevationally-elongated conductive structure of integrated circuitry
US11101171B2 (en) * 2019-08-16 2021-08-24 Micron Technology, Inc. Apparatus comprising structures including contact vias and conductive lines, related methods, and memory devices

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5055423A (en) * 1987-12-28 1991-10-08 Texas Instruments Incorporated Planarized selective tungsten metallization system
US5635423A (en) * 1994-10-11 1997-06-03 Advanced Micro Devices, Inc. Simplified dual damascene process for multi-level metallization and interconnection structure
JPH1065101A (ja) * 1996-08-22 1998-03-06 Sony Corp 半導体装置
JP3164025B2 (ja) * 1997-08-04 2001-05-08 日本電気株式会社 半導体集積回路装置及びその製造方法
US6133144A (en) * 1999-08-06 2000-10-17 Taiwan Semiconductor Manufacturing Company Self aligned dual damascene process and structure with low parasitic capacitance
US6429119B1 (en) * 1999-09-27 2002-08-06 Taiwan Semiconductor Manufacturing Company Dual damascene process to reduce etch barrier thickness
US6611060B1 (en) * 1999-10-04 2003-08-26 Kabushiki Kaisha Toshiba Semiconductor device having a damascene type wiring layer
US6566258B1 (en) 2000-05-10 2003-05-20 Applied Materials, Inc. Bi-layer etch stop for inter-level via
JP2002198424A (ja) * 2000-12-27 2002-07-12 Mitsubishi Electric Corp 半導体装置及びその製造方法
US6566242B1 (en) * 2001-03-23 2003-05-20 International Business Machines Corporation Dual damascene copper interconnect to a damascene tungsten wiring level
JP4050876B2 (ja) * 2001-03-28 2008-02-20 富士通株式会社 半導体集積回路装置とその製造方法
CN1248303C (zh) * 2001-08-22 2006-03-29 联华电子股份有限公司 利用镶嵌制程形成金属电容器的方法及其产品
US20030139034A1 (en) * 2002-01-22 2003-07-24 Yu-Shen Yuang Dual damascene structure and method of making same
US6579795B1 (en) * 2002-04-02 2003-06-17 Intel Corporation Method of making a semiconductor device that has copper damascene interconnects with enhanced electromigration reliability
JP2004031439A (ja) * 2002-06-21 2004-01-29 Renesas Technology Corp 半導体集積回路装置およびその製造方法
US6784478B2 (en) * 2002-09-30 2004-08-31 Agere Systems Inc. Junction capacitor structure and fabrication method therefor in a dual damascene process
US6670274B1 (en) * 2002-10-01 2003-12-30 Taiwan Semiconductor Manufacturing Company Method of forming a copper damascene structure comprising a recessed copper-oxide-free initial copper structure
JP4502173B2 (ja) * 2003-02-03 2010-07-14 ルネサスエレクトロニクス株式会社 半導体装置及びその製造方法
US6740392B1 (en) * 2003-04-15 2004-05-25 Micron Technology, Inc. Surface barriers for copper and silver interconnects produced by a damascene process
US6987059B1 (en) * 2003-08-14 2006-01-17 Lsi Logic Corporation Method and structure for creating ultra low resistance damascene copper wiring

Similar Documents

Publication Publication Date Title
JP2006054433A5 (enExample)
CN106935544B (zh) 半导体装置与其形成方法
US10153432B2 (en) Resistive random access memory structure and manufacturing method thereof
JP4328501B2 (ja) 半導体素子及びその製造方法
CN101399222B (zh) 具有空气间隙的半导体元件的制造方法
KR102277190B1 (ko) 2중 패터닝 및 채움 기술들을 통해 상이한 금속 재료들의 평행 배선들을 형성하는 방법들
US7309653B2 (en) Method of forming damascene filament wires and the structure so formed
JP7027432B2 (ja) 相互接続構造及びその形成方法
EP1974379A2 (en) Dual-damascene process to fabricate thick wire structure
JP2002246467A (ja) 半導体装置及びその形成方法
CN101438388A (zh) 用于金属互连的介电间隔件和形成该介电间隔件的方法
JP7471305B2 (ja) 積層された導体ライン及び空隙を有する半導体チップ
US8409962B2 (en) Manufacturing method of copper interconnection structure with MIM capacitor
US9177908B2 (en) Stacked semiconductor capacitor structure
US9837305B1 (en) Forming deep airgaps without flop over
CN100536109C (zh) 用铜制造高电容量电容器的方法及其结构
US10651076B2 (en) Method for defining patterns for conductive paths in dielectric layer
JP5305651B2 (ja) 回路の配線構造および集積回路の配線構造の製作方法
KR100806034B1 (ko) Ｍｉｍ 캐패시터를 가지는 반도체 소자 및 그 제조방법
US10056292B2 (en) Self-aligned lithographic patterning
US12243775B2 (en) Double patterning approach by direct metal etch
US7618887B2 (en) Semiconductor device with a metal line and method of forming the same
KR101153224B1 (ko) 다마신 공정에 의해 형성된 캐패시터와 금속 배선을 갖는 반도체 소자 제조방법
CN110556357A (zh) 电容结构及其制造方法
KR101095998B1 (ko) 반도체 소자의 형성 방법