JP2005514599A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005514599A5 JP2005514599A5 JP2003555373A JP2003555373A JP2005514599A5 JP 2005514599 A5 JP2005514599 A5 JP 2005514599A5 JP 2003555373 A JP2003555373 A JP 2003555373A JP 2003555373 A JP2003555373 A JP 2003555373A JP 2005514599 A5 JP2005514599 A5 JP 2005514599A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- decimation
- output
- outputs
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/013,568 US6859813B2 (en) | 2001-12-11 | 2001-12-11 | Parallel decimation circuits |
| PCT/US2002/038525 WO2003054726A1 (en) | 2001-12-11 | 2002-12-04 | Parallel decimation circuits |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005514599A JP2005514599A (ja) | 2005-05-19 |
| JP2005514599A5 true JP2005514599A5 (enExample) | 2005-12-22 |
Family
ID=21760604
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003555373A Pending JP2005514599A (ja) | 2001-12-11 | 2002-12-04 | 並列デシメーション回路 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US6859813B2 (enExample) |
| EP (1) | EP1454261A4 (enExample) |
| JP (1) | JP2005514599A (enExample) |
| CN (1) | CN100430927C (enExample) |
| AU (1) | AU2002357059A1 (enExample) |
| WO (1) | WO2003054726A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6859813B2 (en) * | 2001-12-11 | 2005-02-22 | Lecroy Corporation | Parallel decimation circuits |
| DE102007018095B4 (de) * | 2006-12-14 | 2010-06-10 | Rohde & Schwarz Gmbh & Co. Kg | Vorrichtung und Verfahren zur Ermittlung einer statistischen Kenngröße als zusätzliche Signalinformation zur Dezimierung einer Folge von Signalabtastwerten |
| US7466247B1 (en) | 2007-10-04 | 2008-12-16 | Lecroy Corporation | Fractional-decimation signal processing |
| DE102007053401B4 (de) | 2007-11-09 | 2021-01-07 | Rohde & Schwarz GmbH & Co. Kommanditgesellschaft | Mehrfachdezimation im Oszilloskop |
| DE102010046437A1 (de) | 2010-06-23 | 2011-12-29 | Rohde & Schwarz Gmbh & Co. Kg | Messvorrichtung und Verfahren zur Dezimation eines Datenstroms |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0476215B1 (en) * | 1990-09-18 | 1995-12-13 | ALCATEL BELL Naamloze Vennootschap | Multi-channel decimator |
| US5388079A (en) * | 1993-03-26 | 1995-02-07 | Siemens Medical Systems, Inc. | Partial beamforming |
| CN1047862C (zh) * | 1994-03-16 | 1999-12-29 | 西门子医疗系统公司 | 产生数字射束形成器信号的方法和装置 |
| US5917734A (en) * | 1996-09-24 | 1999-06-29 | Advanced Micro Device Inc. | Parallel decimator method and apparatus |
| US6470365B1 (en) * | 1999-08-23 | 2002-10-22 | Motorola, Inc. | Method and architecture for complex datapath decimation and channel filtering |
| US6347233B1 (en) * | 2000-05-12 | 2002-02-12 | Motorola, Inc. | Digital waveform generator apparatus and method therefor |
| US6859813B2 (en) * | 2001-12-11 | 2005-02-22 | Lecroy Corporation | Parallel decimation circuits |
-
2001
- 2001-12-11 US US10/013,568 patent/US6859813B2/en not_active Expired - Lifetime
-
2002
- 2002-12-04 EP EP02805537A patent/EP1454261A4/en not_active Withdrawn
- 2002-12-04 JP JP2003555373A patent/JP2005514599A/ja active Pending
- 2002-12-04 CN CNB028278232A patent/CN100430927C/zh not_active Expired - Fee Related
- 2002-12-04 WO PCT/US2002/038525 patent/WO2003054726A1/en not_active Ceased
- 2002-12-04 AU AU2002357059A patent/AU2002357059A1/en not_active Abandoned
-
2005
- 2005-02-18 US US11/061,424 patent/US7124159B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2777207B2 (ja) | 再構成可能マルチプロセサ | |
| JP2017211704A (ja) | 相関演算回路および半導体装置 | |
| US7564386B2 (en) | Pre-processing data samples from parallelized data converters | |
| JP2005514599A5 (enExample) | ||
| CN107478883B (zh) | 一种实现任意n倍等效采样的方法和装置 | |
| US10326465B1 (en) | Analog to digital converter device and method for generating testing signal | |
| JP4883251B1 (ja) | 半導体集積回路及び指数算出方法 | |
| JP2677969B2 (ja) | 直交変換装置 | |
| JP4664837B2 (ja) | 電圧等の実効値演算回路および測定器 | |
| JP5262248B2 (ja) | 積和演算回路 | |
| JP5463781B2 (ja) | パラメータ算出装置、シミュレーション装置およびパラメータ算出プログラム | |
| CN118332238B (zh) | 一种可实现集成电路中多路并行fft计算的系统及方法 | |
| JP2008124593A (ja) | デシメーションフィルタ | |
| EP1872267A2 (en) | Fast fourier transform architecture | |
| CN119341519A (zh) | 一种基于随机计算数字滤波器装置 | |
| JP6861887B1 (ja) | フーリエ変換装置及びフーリエ変換方法 | |
| US6859813B2 (en) | Parallel decimation circuits | |
| EP0426296B1 (en) | Apparatus having modular interpolation architecture | |
| KR960001967A (ko) | 데이타 샘플열 액세스 장치 | |
| TWI564735B (zh) | 資料分配裝置、訊號處理裝置及其資料分配方法 | |
| JPWO2013183096A1 (ja) | 多段フィルタ処理装置及び方法 | |
| Subathradevi et al. | Delay optimized novel architecture of FIR filter using clustered-retimed MAC unit Cell for DSP applications | |
| Gao | Hardware implementation of a 32-point radix-2 FFT architecture | |
| JP7003299B2 (ja) | フーリエ変換装置及びフーリエ変換方法 | |
| CN117074780A (zh) | 一种噪声下目标信号相位检测电路及方法 |