JP2005514599A - 並列デシメーション回路 - Google Patents
並列デシメーション回路 Download PDFInfo
- Publication number
- JP2005514599A JP2005514599A JP2003555373A JP2003555373A JP2005514599A JP 2005514599 A JP2005514599 A JP 2005514599A JP 2003555373 A JP2003555373 A JP 2003555373A JP 2003555373 A JP2003555373 A JP 2003555373A JP 2005514599 A JP2005514599 A JP 2005514599A
- Authority
- JP
- Japan
- Prior art keywords
- decimation
- data
- output
- circuit
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
- H03H17/00—Networks using digital techniques
- H03H17/02—Frequency selective networks
- H03H17/06—Non-recursive filters
- H03H17/0621—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing
- H03H17/0635—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies
- H03H17/065—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer
- H03H17/0664—Non-recursive filters with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing characterized by the ratio between the input-sampling and output-delivery frequencies the ratio being integer where the output-delivery frequency is lower than the input sampling frequency, i.e. decimation
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R13/00—Arrangements for displaying electric variables or waveforms
- G01R13/02—Arrangements for displaying electric variables or waveforms for displaying measured electric variables in digital form
- G01R13/0218—Circuits therefor
- G01R13/0272—Circuits therefor for sampling
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/17—Function evaluation by approximation methods, e.g. inter- or extrapolation, smoothing, least mean square method
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Data Mining & Analysis (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Algebra (AREA)
- Databases & Information Systems (AREA)
- Software Systems (AREA)
- General Engineering & Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/013,568 US6859813B2 (en) | 2001-12-11 | 2001-12-11 | Parallel decimation circuits |
| PCT/US2002/038525 WO2003054726A1 (en) | 2001-12-11 | 2002-12-04 | Parallel decimation circuits |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005514599A true JP2005514599A (ja) | 2005-05-19 |
| JP2005514599A5 JP2005514599A5 (enExample) | 2005-12-22 |
Family
ID=21760604
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003555373A Pending JP2005514599A (ja) | 2001-12-11 | 2002-12-04 | 並列デシメーション回路 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US6859813B2 (enExample) |
| EP (1) | EP1454261A4 (enExample) |
| JP (1) | JP2005514599A (enExample) |
| CN (1) | CN100430927C (enExample) |
| AU (1) | AU2002357059A1 (enExample) |
| WO (1) | WO2003054726A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6859813B2 (en) * | 2001-12-11 | 2005-02-22 | Lecroy Corporation | Parallel decimation circuits |
| DE102007018095B4 (de) * | 2006-12-14 | 2010-06-10 | Rohde & Schwarz Gmbh & Co. Kg | Vorrichtung und Verfahren zur Ermittlung einer statistischen Kenngröße als zusätzliche Signalinformation zur Dezimierung einer Folge von Signalabtastwerten |
| US7466247B1 (en) | 2007-10-04 | 2008-12-16 | Lecroy Corporation | Fractional-decimation signal processing |
| DE102007053401B4 (de) | 2007-11-09 | 2021-01-07 | Rohde & Schwarz GmbH & Co. Kommanditgesellschaft | Mehrfachdezimation im Oszilloskop |
| DE102010046437A1 (de) | 2010-06-23 | 2011-12-29 | Rohde & Schwarz Gmbh & Co. Kg | Messvorrichtung und Verfahren zur Dezimation eines Datenstroms |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0476215B1 (en) * | 1990-09-18 | 1995-12-13 | ALCATEL BELL Naamloze Vennootschap | Multi-channel decimator |
| US5388079A (en) * | 1993-03-26 | 1995-02-07 | Siemens Medical Systems, Inc. | Partial beamforming |
| CN1047862C (zh) * | 1994-03-16 | 1999-12-29 | 西门子医疗系统公司 | 产生数字射束形成器信号的方法和装置 |
| US5917734A (en) * | 1996-09-24 | 1999-06-29 | Advanced Micro Device Inc. | Parallel decimator method and apparatus |
| US6470365B1 (en) * | 1999-08-23 | 2002-10-22 | Motorola, Inc. | Method and architecture for complex datapath decimation and channel filtering |
| US6347233B1 (en) * | 2000-05-12 | 2002-02-12 | Motorola, Inc. | Digital waveform generator apparatus and method therefor |
| US6859813B2 (en) * | 2001-12-11 | 2005-02-22 | Lecroy Corporation | Parallel decimation circuits |
-
2001
- 2001-12-11 US US10/013,568 patent/US6859813B2/en not_active Expired - Lifetime
-
2002
- 2002-12-04 EP EP02805537A patent/EP1454261A4/en not_active Withdrawn
- 2002-12-04 JP JP2003555373A patent/JP2005514599A/ja active Pending
- 2002-12-04 CN CNB028278232A patent/CN100430927C/zh not_active Expired - Fee Related
- 2002-12-04 WO PCT/US2002/038525 patent/WO2003054726A1/en not_active Ceased
- 2002-12-04 AU AU2002357059A patent/AU2002357059A1/en not_active Abandoned
-
2005
- 2005-02-18 US US11/061,424 patent/US7124159B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP1454261A1 (en) | 2004-09-08 |
| AU2002357059A1 (en) | 2003-07-09 |
| WO2003054726A1 (en) | 2003-07-03 |
| US6859813B2 (en) | 2005-02-22 |
| US20030110194A1 (en) | 2003-06-12 |
| US7124159B2 (en) | 2006-10-17 |
| CN100430927C (zh) | 2008-11-05 |
| US20050144207A1 (en) | 2005-06-30 |
| CN1618063A (zh) | 2005-05-18 |
| EP1454261A4 (en) | 2005-09-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4808398B2 (ja) | 信号純度を高めた高分解能シンセサイザ | |
| US7173443B1 (en) | Semiconductor test system | |
| US7982643B2 (en) | System and method for reducing pattern noise in analog system processing | |
| JP2005514599A (ja) | 並列デシメーション回路 | |
| TWI405122B (zh) | 線性回授移位暫存器系統及產生輸出流的方法 | |
| US20090128187A1 (en) | Pre-processing data samples from parallelized data converters | |
| CN107478883B (zh) | 一种实现任意n倍等效采样的方法和装置 | |
| JPWO2005121827A1 (ja) | タイミング発生器および半導体試験装置 | |
| JP4386514B2 (ja) | 半導体試験装置 | |
| US7681097B2 (en) | Test system employing test controller compressing data, data compressing circuit and test method | |
| US8103473B2 (en) | Test and measurement instrument and method of calibrating | |
| CN103856211B (zh) | 计数器、计数方法和分频器 | |
| JP2005514599A5 (enExample) | ||
| JP2010199725A (ja) | データ送信装置及び半導体試験装置 | |
| JP3913921B2 (ja) | 有限フィールドでの任意要素の逆数具現回路 | |
| JP6311601B2 (ja) | 多段フィルタ処理装置及び方法 | |
| JPH0563576A (ja) | シグマ−デルタ式のアナログ−デジタル変換器に関する複数チヤンネルのデシメーシヨン・フイルタ | |
| JPH06123757A (ja) | 試験装置 | |
| CN114385111B (zh) | 随机计算电路及方法 | |
| JP4285817B2 (ja) | 半導体試験装置 | |
| JP3168514B2 (ja) | 計数装置 | |
| KR0143245B1 (ko) | 래치 회로를 이용한 2의 보수 형태의 직렬 데이타 장치 | |
| RU2240649C2 (ru) | Аналого-цифровой преобразователь | |
| JP2001339278A (ja) | Firフィルタ | |
| WO2011117197A2 (en) | Pseudo-noise generator |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050318 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050318 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071205 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071211 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080507 |