JP2005512129A - ガロア拡大体線形変換器 - Google Patents
ガロア拡大体線形変換器 Download PDFInfo
- Publication number
- JP2005512129A JP2005512129A JP2003550049A JP2003550049A JP2005512129A JP 2005512129 A JP2005512129 A JP 2005512129A JP 2003550049 A JP2003550049 A JP 2003550049A JP 2003550049 A JP2003550049 A JP 2003550049A JP 2005512129 A JP2005512129 A JP 2005512129A
- Authority
- JP
- Japan
- Prior art keywords
- input
- matrix
- galois extension
- exclusive
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
- G06F7/724—Finite field arithmetic
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- General Engineering & Computer Science (AREA)
- Error Detection And Correction (AREA)
Abstract
Description
32 記憶装置
36 排他的論理和ゲート
40,42,44,46,48,50,52,54 セル
56,58,60,62,64,66,68,70 セル
Claims (5)
- 一つ又は複数のビットストリーム内の多くの入力ビットに応答するとともに、これらビットのガロア拡大体線形変換を提供する複数の出力を有する、マトリックスであって、該マトリックスは複数のセルを含み、各セルは排他的論理和論理回路を含み、論理積論理回路が前記排他的論理和論理回路に接続された出力と前記入力ビットの一つに接続された入力とを有する、マトリックスと;
シングルサイクルで前記入力のマルチサイクルのガロア拡大体線形変換を得るために前記マトリックスをセットするために関連する論理積論理回路へ入力を提供するプログラマブル記憶装置と;
を備えることを特徴とするガロア拡大体線形変換器。 - 請求項1記載のガロア拡大体線形変換器において、
各前記排他的論理和ゲートは、最後の排他的論理和論理回路を除く次の連続する排他的論理和論理回路に接続された出力を有し、前記最後の排他的論理和論理回路の出力は、前記マトリックスの出力と、入力がゼロレベルに接続された第1排他的論理和倫理回路と、に接続されていることを特徴とするガロア拡大体線形変換器。 - 請求項1記載のガロア拡大体線形変換器において、
前記プログラマブル記憶装置は多くの記憶ユニットを含み、各記憶ユニットは異なるガロア拡大体線形変換を可能にするためにプログラムされていることを特徴とするガロア拡大体線形変換器。 - 請求項1記載のガロア拡大体線形変換器において、
前記マトリックスに対する前記入力は、前記マトリックスのガロア拡大体線形出力の前の状態条件を表す状態入力を含むことを特徴とするガロア拡大体線形変換器。 - 請求項4記載のガロア拡大体線形変換器において、
前記マトリックスに対する前記入力は、前記マトリックスのガロア拡大体線形出力によって表された前記前の状態条件からフィードバックされた状態入力を含むことを特徴とするガロア拡大体線形変換器。
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US33466201P | 2001-11-30 | 2001-11-30 | |
US60/334,662 | 2001-11-30 | ||
US10/051,533 US6587864B2 (en) | 2001-11-30 | 2002-01-18 | Galois field linear transformer |
US10/051,533 | 2002-01-18 | ||
PCT/US2002/036745 WO2003048924A1 (en) | 2001-11-30 | 2002-11-14 | Galois field linear transformer |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005512129A true JP2005512129A (ja) | 2005-04-28 |
JP4885422B2 JP4885422B2 (ja) | 2012-02-29 |
Family
ID=26729523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003550049A Expired - Fee Related JP4885422B2 (ja) | 2001-11-30 | 2002-11-14 | ガロア拡大体線形変換器 |
Country Status (5)
Country | Link |
---|---|
US (1) | US6587864B2 (ja) |
EP (1) | EP1449069A4 (ja) |
JP (1) | JP4885422B2 (ja) |
CN (1) | CN100383727C (ja) |
WO (1) | WO2003048924A1 (ja) |
Families Citing this family (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6766345B2 (en) | 2001-11-30 | 2004-07-20 | Analog Devices, Inc. | Galois field multiplier system |
US7283628B2 (en) | 2001-11-30 | 2007-10-16 | Analog Devices, Inc. | Programmable data encryption engine |
US7269615B2 (en) * | 2001-12-18 | 2007-09-11 | Analog Devices, Inc. | Reconfigurable input Galois field linear transformer system |
US7177891B2 (en) * | 2002-10-09 | 2007-02-13 | Analog Devices, Inc. | Compact Galois field multiplier engine |
US7895253B2 (en) * | 2001-11-30 | 2011-02-22 | Analog Devices, Inc. | Compound Galois field engine and Galois field divider and square root engine and method |
US7082452B2 (en) * | 2001-11-30 | 2006-07-25 | Analog Devices, Inc. | Galois field multiply/multiply-add/multiply accumulate |
JP4098719B2 (ja) | 2001-12-18 | 2008-06-11 | アナログ デバイシーズ インク | Aesアルゴリズム用のプログラマブルデータ暗号化エンジン |
US7508937B2 (en) * | 2001-12-18 | 2009-03-24 | Analog Devices, Inc. | Programmable data encryption engine for advanced encryption standard algorithm |
US7000090B2 (en) * | 2002-01-21 | 2006-02-14 | Analog Devices, Inc. | Center focused single instruction multiple data (SIMD) array system |
US6941446B2 (en) * | 2002-01-21 | 2005-09-06 | Analog Devices, Inc. | Single instruction multiple data array cell |
US6865661B2 (en) | 2002-01-21 | 2005-03-08 | Analog Devices, Inc. | Reconfigurable single instruction multiple data array |
US20040024802A1 (en) * | 2002-08-05 | 2004-02-05 | Khan Raheel Ahmed | High-performance programmable processing element for GF (2N) |
US7197686B2 (en) * | 2002-10-11 | 2007-03-27 | Nvidia Corporation | Reconfigurable bit-manipulation node |
US7693928B2 (en) * | 2003-04-08 | 2010-04-06 | Analog Devices, Inc. | Galois field linear transformer trellis system |
US7865806B2 (en) * | 2006-03-03 | 2011-01-04 | Peter Lablans | Methods and apparatus in finite field polynomial implementations |
US20140055290A1 (en) | 2003-09-09 | 2014-02-27 | Peter Lablans | Methods and Apparatus in Alternate Finite Field Based Coders and Decoders |
US7421076B2 (en) * | 2003-09-17 | 2008-09-02 | Analog Devices, Inc. | Advanced encryption standard (AES) engine with real time S-box generation |
US7512647B2 (en) * | 2004-11-22 | 2009-03-31 | Analog Devices, Inc. | Condensed Galois field computing system |
US7728744B2 (en) * | 2005-10-26 | 2010-06-01 | Analog Devices, Inc. | Variable length decoder system and method |
US8285972B2 (en) * | 2005-10-26 | 2012-10-09 | Analog Devices, Inc. | Lookup table addressing system and method |
US8024551B2 (en) * | 2005-10-26 | 2011-09-20 | Analog Devices, Inc. | Pipelined digital signal processor |
CN101335741B (zh) * | 2007-06-28 | 2011-04-27 | 财团法人工业技术研究院 | 认证加密的迦罗瓦计数模式中赫序运算的加速方法与装置 |
US20090077145A1 (en) * | 2007-09-14 | 2009-03-19 | Cswitch Corporation | Reconfigurable arithmetic unit |
US20090077153A1 (en) * | 2007-09-14 | 2009-03-19 | Cswitch Corporation | Reconfigurable arithmetic unit |
US8301990B2 (en) * | 2007-09-27 | 2012-10-30 | Analog Devices, Inc. | Programmable compute unit with internal register and bit FIFO for executing Viterbi code |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3805037A (en) * | 1972-02-22 | 1974-04-16 | J Ellison | N{40 th power galois linear gate |
FR2605769B1 (fr) * | 1986-10-22 | 1988-12-09 | Thomson Csf | Operateur polynomial dans les corps de galois et processeur de traitement de signal numerique comportant un tel operateur |
US5689452A (en) * | 1994-10-31 | 1997-11-18 | University Of New Mexico | Method and apparatus for performing arithmetic in large galois field GF(2n) |
US5768168A (en) * | 1996-05-30 | 1998-06-16 | Lg Semicon Co., Ltd. | Universal galois field multiplier |
US6636553B1 (en) * | 1998-12-29 | 2003-10-21 | Texas Instruments Incorporated | Pseudorandom noise generator for WCDMA |
US6311200B1 (en) * | 1999-09-23 | 2001-10-30 | Chameleon Systems, Inc. | Reconfigurable program sum of products generator |
-
2002
- 2002-01-18 US US10/051,533 patent/US6587864B2/en not_active Expired - Lifetime
- 2002-11-14 CN CNB028208439A patent/CN100383727C/zh not_active Expired - Fee Related
- 2002-11-14 EP EP02789683A patent/EP1449069A4/en not_active Ceased
- 2002-11-14 JP JP2003550049A patent/JP4885422B2/ja not_active Expired - Fee Related
- 2002-11-14 WO PCT/US2002/036745 patent/WO2003048924A1/en active Application Filing
Also Published As
Publication number | Publication date |
---|---|
US6587864B2 (en) | 2003-07-01 |
EP1449069A4 (en) | 2006-09-06 |
US20030105790A1 (en) | 2003-06-05 |
CN100383727C (zh) | 2008-04-23 |
JP4885422B2 (ja) | 2012-02-29 |
EP1449069A1 (en) | 2004-08-25 |
WO2003048924A1 (en) | 2003-06-12 |
CN1571953A (zh) | 2005-01-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4885422B2 (ja) | ガロア拡大体線形変換器 | |
US8832166B2 (en) | Floating point multiplier circuit with optimized rounding calculation | |
US10303632B2 (en) | Accessing status information | |
JP4740611B2 (ja) | 可変キー長を有する初期ラウンドキーに対応する暗号ラウンドキーと復号ラウンドキーとを選択的に発生させるキースケジュラ | |
JPH02242425A (ja) | プログラム可能論理ユニット及び信号プロセッサ | |
US10891110B2 (en) | AES/CRC engine based on resource shared galois field computation | |
US7752592B2 (en) | Scheduler design to optimize system performance using configurable acceleration engines | |
JPH0570180B2 (ja) | ||
JPS642986B2 (ja) | ||
US6529930B1 (en) | Methods and apparatus for performing a signed saturation operation | |
JP2007174312A (ja) | 符号化回路およびデジタル信号処理回路 | |
JP4567753B2 (ja) | パリティ生成回路、計数回路および計数方法 | |
JPH06103035A (ja) | 擬似乱数を生成する方法および装置 | |
JPH01220528A (ja) | パリテイ発生器 | |
US6581084B1 (en) | Circuit for multiplication in a Galois field | |
US11604692B2 (en) | Field programmable gate array (FPGA) with automatic error detection and correction function for programmable logic modules | |
Sani et al. | Design of (7, 4) Hamming Encoder and Decoder Using VHDL | |
JP2012059131A (ja) | Simd型マイクロプロセッサ及びその処理方法 | |
EP2666082B1 (en) | Integrated circuit device and method for calculating a predicate value | |
JP4230234B2 (ja) | 全加算器用のパリティ予測回路 | |
Mathew et al. | Attack tolerant cryptographic hardware design by combining error correction and uniform switching activity | |
JPS6077244A (ja) | Crc回路 | |
JPS6115273A (ja) | ベクトル演算処理装置 | |
JPH1153206A (ja) | プロセッサ | |
JP2004242292A (ja) | ゼロ検出で速い計算が可能なインクリメンタ及びその方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061114 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20070214 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20070221 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20071016 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20101227 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110105 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110325 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110719 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110725 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110816 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110819 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110920 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110929 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20111003 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20111208 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20141216 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |