JP2005353041A5 - - Google Patents

Download PDF

Info

Publication number
JP2005353041A5
JP2005353041A5 JP2005128546A JP2005128546A JP2005353041A5 JP 2005353041 A5 JP2005353041 A5 JP 2005353041A5 JP 2005128546 A JP2005128546 A JP 2005128546A JP 2005128546 A JP2005128546 A JP 2005128546A JP 2005353041 A5 JP2005353041 A5 JP 2005353041A5
Authority
JP
Japan
Prior art keywords
request
write
read
bus
requests
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005128546A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005353041A (ja
Filing date
Publication date
Priority claimed from US10/862,884 external-priority patent/US7213095B2/en
Application filed filed Critical
Publication of JP2005353041A publication Critical patent/JP2005353041A/ja
Publication of JP2005353041A5 publication Critical patent/JP2005353041A5/ja
Pending legal-status Critical Current

Links

JP2005128546A 2004-06-08 2005-04-26 データ処理システム内のバス・トランザクション管理 Pending JP2005353041A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/862,884 US7213095B2 (en) 2004-06-08 2004-06-08 Bus transaction management within data processing systems

Publications (2)

Publication Number Publication Date
JP2005353041A JP2005353041A (ja) 2005-12-22
JP2005353041A5 true JP2005353041A5 (https=) 2007-04-19

Family

ID=34465816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005128546A Pending JP2005353041A (ja) 2004-06-08 2005-04-26 データ処理システム内のバス・トランザクション管理

Country Status (3)

Country Link
US (1) US7213095B2 (https=)
JP (1) JP2005353041A (https=)
GB (1) GB2415067B (https=)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8244825B2 (en) * 2006-11-06 2012-08-14 Hewlett-Packard Development Company, L.P. Remote direct memory access (RDMA) completion
US8161222B1 (en) 2007-07-23 2012-04-17 Augmentix Corporation Method and system and apparatus for use in data storage
US7913025B1 (en) * 2007-07-23 2011-03-22 Augmentix Corporation Method and system for a storage device
US8145844B2 (en) * 2007-12-13 2012-03-27 Arm Limited Memory controller with write data cache and read data cache
JP4982354B2 (ja) * 2007-12-28 2012-07-25 パナソニック株式会社 情報処理装置
JP5187038B2 (ja) * 2008-07-15 2013-04-24 セイコーエプソン株式会社 マルチプロセッサシステム及びそれを搭載した流体吐出装置
GB2478795B (en) * 2010-03-19 2013-03-13 Imagination Tech Ltd Requests and data handling in a bus architecture
US8392621B2 (en) 2010-06-22 2013-03-05 International Business Machines Corporation Managing dataflow in a temporary memory
US10254967B2 (en) 2016-01-13 2019-04-09 Sandisk Technologies Llc Data path control for non-volatile memory
US10528267B2 (en) 2016-11-11 2020-01-07 Sandisk Technologies Llc Command queue for storage operations
US10528286B2 (en) 2016-11-11 2020-01-07 Sandisk Technologies Llc Interface for non-volatile memory
US10528255B2 (en) 2016-11-11 2020-01-07 Sandisk Technologies Llc Interface for non-volatile memory
US10114589B2 (en) * 2016-11-16 2018-10-30 Sandisk Technologies Llc Command control for multi-core non-volatile memory

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5060145A (en) * 1989-09-06 1991-10-22 Unisys Corporation Memory access system for pipelined data paths to and from storage
US5195089A (en) 1990-12-31 1993-03-16 Sun Microsystems, Inc. Apparatus and method for a synchronous, high speed, packet-switched bus
EP0543652B1 (en) 1991-11-19 1998-10-28 Fujitsu Limited Memory accessing device
US5668971A (en) * 1992-12-01 1997-09-16 Compaq Computer Corporation Posted disk read operations performed by signalling a disk read complete to the system prior to completion of data transfer
FR2717921B1 (fr) 1994-03-24 1996-06-21 Texas Instruments France Dispositif de gestion de conflit d'accès entre un CPU et des mémoires.
US5666494A (en) * 1995-03-31 1997-09-09 Samsung Electronics Co., Ltd. Queue management mechanism which allows entries to be processed in any order
US5925118A (en) * 1996-10-11 1999-07-20 International Business Machines Corporation Methods and architectures for overlapped read and write operations
US6223301B1 (en) * 1997-09-30 2001-04-24 Compaq Computer Corporation Fault tolerant memory
US6279087B1 (en) * 1997-12-22 2001-08-21 Compaq Computer Corporation System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations
GB2341766A (en) 1998-09-18 2000-03-22 Pixelfusion Ltd Bus architecture
US6430649B1 (en) * 1999-06-07 2002-08-06 Sun Microsystems, Inc. Method and apparatus for enforcing memory reference dependencies through a load store unit
US6513089B1 (en) * 2000-05-18 2003-01-28 International Business Machines Corporation Dual burst latency timers for overlapped read and write data transfers
US6832279B1 (en) * 2001-05-17 2004-12-14 Cisco Systems, Inc. Apparatus and technique for maintaining order among requests directed to a same address on an external bus of an intermediate network node
US7107415B2 (en) * 2003-06-20 2006-09-12 Micron Technology, Inc. Posted write buffers and methods of posting write requests in memory modules

Similar Documents

Publication Publication Date Title
JP4322451B2 (ja) Ｄｓｐメモリ間あるいはｄｓｐメモリとｃｐｕ用メモリ（ｄｐｒａｍ）間データ転送方式
CN101395574B (zh) 弱有序处理系统及在其中执行存储器屏障的方法
JP2005353041A5 (https=)
US7698476B2 (en) Implementing bufferless direct memory access (DMA) controllers using split transactions
US7213095B2 (en) Bus transaction management within data processing systems
CN102362267B (zh) 电路装置和用于控制电路装置中的数据交换的方法
US9652560B1 (en) Non-blocking memory management unit
JP2005303718A (ja) マトリックス状バス接続システム
US8904076B2 (en) Coder with snoop mode
JP2008515091A5 (https=)
US7185133B2 (en) Data processor
JP2006313479A (ja) 半導体集積回路装置及びデータ転送方法
JPH0756803A (ja) 高速ｄｍａ転送装置
JP2004355049A (ja) プロセッサシステム
JPH0333951A (ja) マイクロコンピュータシステム
JP2015219606A (ja) 演算処理システム、信号処理回路、電子機器
JPH05120207A (ja) デ−タ転送方式
JP2005222245A (ja) プロセッサ
JPH06195297A (ja) Ｄｍａ回路
JPH0341547A (ja) マルチプロセッサ構成方式
JPH04171565A (ja) データ転送方式
JP2000148574A (ja) レジスタ制御装置およびレジスタ制御方法
JPH03167648A (ja) ダイレクトメモリアクセス制御装置
JPS62145345A (ja) 直接メモリアクセス間隔制御方式
JPH0784730A (ja) データアクセス装置