JP2005236151A - Manufacturing method of semiconductor device - Google Patents

Manufacturing method of semiconductor device Download PDF

Info

Publication number
JP2005236151A
JP2005236151A JP2004045543A JP2004045543A JP2005236151A JP 2005236151 A JP2005236151 A JP 2005236151A JP 2004045543 A JP2004045543 A JP 2004045543A JP 2004045543 A JP2004045543 A JP 2004045543A JP 2005236151 A JP2005236151 A JP 2005236151A
Authority
JP
Japan
Prior art keywords
film
etching
manufacturing
semiconductor device
tin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2004045543A
Other languages
Japanese (ja)
Inventor
Akira Nakajima
章 中嶋
Masatoshi Katayama
正敏 片山
Nobutaka Ishizuka
信隆 石塚
Atsushi Sasaki
敦 佐々木
Yoshie Masuda
佳恵 増田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindengen Electric Manufacturing Co Ltd
Original Assignee
Shindengen Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindengen Electric Manufacturing Co Ltd filed Critical Shindengen Electric Manufacturing Co Ltd
Priority to JP2004045543A priority Critical patent/JP2005236151A/en
Publication of JP2005236151A publication Critical patent/JP2005236151A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide the manufacturing method of a semiconductor device whereby the short circuit of its wiring patterns which is caused by particles containing Al can be prevented, and to improve the coverage of a surface protecting film formed on its wiring patterns. <P>SOLUTION: In the manufacturing method by using as a mask a photoresist film 20, a wet etching is performed to an Al-Si film 12. Thereafter, by using as a mask the photoresist film 20, a dry etching is performed by the etching gas containing Cl<SB>2</SB>, BCL<SB>3</SB>, and N<SB>2</SB>. Therefore, since the particles generated from the Al-Si film 12 by the dry etching so ride on the flow of the etching gas as not to stick to any etched surface, the short circuit generated between wiring patterns can be suppressed. Also, since the peripheral surface of the opening portion of the Al-Si film 12 becomes a gentle inclined surface, when forming a surface protecting film out of a BSG, etc., its coverage becomes favorable. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、半導体装置の製造方法に係り、特にバリアメタルとしてTi/TiN膜を形成する工程を含む製造方法に関する。   The present invention relates to a semiconductor device manufacturing method, and more particularly to a manufacturing method including a step of forming a Ti / TiN film as a barrier metal.

MOSFETやIGBTの製造工程において、Al−Si膜またはAl−Si−Cu膜を配線として利用する場合に、Siノジュールの析出防止や、Alスパイクの形成防止のために、薄いTi/TiN膜をバリアメタルとして形成することがある。このとき、これらの膜をClを含むガスでエッチングする方法が知られている(例えば、特許文献1を参照)。この方法によれば、途中でエッチング条件を切り替えなくても一気に除去できる利点がある。図5は、従来技術に係る配線パターンの製造方法を示す断面図である。図5において、50はシリコンウェーハ、51はTi/TiN膜、52はAl−Si膜、70はフォトレジスト膜、71は開口部、72はエッチングガス、73はパーティクル、74は残渣を示す。 When an Al-Si film or Al-Si-Cu film is used as a wiring in a MOSFET or IGBT manufacturing process, a thin Ti / TiN film is used as a barrier to prevent precipitation of Si nodules and formation of Al spikes. Sometimes formed as metal. At this time, a method of etching these films with a gas containing Cl 2 is known (see, for example, Patent Document 1). According to this method, there is an advantage that it can be removed at once without switching the etching conditions in the middle. FIG. 5 is a cross-sectional view showing a wiring pattern manufacturing method according to the prior art. In FIG. 5, 50 is a silicon wafer, 51 is a Ti / TiN film, 52 is an Al-Si film, 70 is a photoresist film, 71 is an opening, 72 is an etching gas, 73 is a particle, and 74 is a residue.

すなわち、図5(a)に示すように、シリコンウェーハ50の表面に、Ti膜上にTiN膜を積層したTi/TiN膜51を形成し、さらにその上にAl−Si膜52を積層して形成する。次に、図5(b)に示すように、Al−Si膜52上にフォトレジスト膜70を形成し、開口部71などを形成してパターニングする。さらに、Cl等を含むガスでによってAl−Si膜52とTi/TiN膜51とを連続的に除去する。そして、図5(c)に示すように、シリコンウェーハ50が露出するところまで除去すれば、Al−Si膜52を所定の配線パターンに形成できると共に、下地となっているTiN膜からSiノジュールが析出することなどを防止することができる。 That is, as shown in FIG. 5A, a Ti / TiN film 51 in which a TiN film is laminated on a Ti film is formed on the surface of a silicon wafer 50, and an Al-Si film 52 is further laminated thereon. Form. Next, as shown in FIG. 5B, a photoresist film 70 is formed on the Al—Si film 52, and an opening 71 and the like are formed and patterned. Further, the Al—Si film 52 and the Ti / TiN film 51 are continuously removed with a gas containing Cl 2 or the like. Then, as shown in FIG. 5C, if the silicon wafer 50 is removed until it is exposed, the Al—Si film 52 can be formed in a predetermined wiring pattern, and Si nodules are formed from the underlying TiN film. Precipitation can be prevented.

ところで、このドライエッチングのときに、Alを含むパーティクルがエッチングガス72の流れに乗ってAl−Si膜52の表面に付着することがある。そうすると、図5(c)に示すように、パーティクル73の下方にあるAl−Si膜52及びTi/TiN膜51は、除去されずに柱状の残渣74として残る。配線パターンの間にできた残渣74は、Alを含んでいるので短絡を招きやすく、製造する半導体装置の信頼性を低下させる原因となる。   By the way, during this dry etching, particles containing Al may get on the surface of the Al—Si film 52 along the flow of the etching gas 72. Then, as shown in FIG. 5C, the Al—Si film 52 and the Ti / TiN film 51 below the particles 73 are not removed but remain as columnar residues 74. Since the residue 74 formed between the wiring patterns contains Al, a short circuit is likely to occur, which causes a decrease in the reliability of the semiconductor device to be manufactured.

また、図5に示した工程の後に、PIX(登録商標)等の高耐熱ポリイミドや、PSG(Pospho―silicate Glass)などで表面保護膜を配線パターン上に形成する場合、従来技術を用いると表面保護膜のカバレッジが悪いという問題があった。つまり、Al−Si膜52の切り立った面のところで表面保護膜に段差ができやすので、その表面を平坦にすることが難しかった。
特開平7−122567公報 第3頁ないし第4頁、並びに図1及び図5に記載
Further, when a surface protection film is formed on a wiring pattern with a high heat-resistant polyimide such as PIX (registered trademark) or PSG (Pospho-silicate Glass) after the process shown in FIG. There was a problem that the coverage of the protective film was poor. That is, since a step is easily formed on the surface protective film at the sharp surface of the Al—Si film 52, it is difficult to flatten the surface.
JP-A-7-122567 described on pages 3 to 4 and FIGS. 1 and 5

本発明は、以上の課題に鑑みて、半導体装置の製造方法において、Alを含むパーティクルに起因する配線パターンの短絡を防止できる製造方法を提供することを第1の目的とする。また、配線パターン上に形成する表面保護膜のカバレッジを向上することを第2の目的とする。   In view of the above problems, it is a first object of the present invention to provide a method for manufacturing a semiconductor device that can prevent a short circuit of a wiring pattern caused by particles containing Al. A second object is to improve the coverage of the surface protective film formed on the wiring pattern.

上記の課題を解決するための手段として、本発明は、半導体装置の製造方法において、半導体基板の一方の主面上にTi膜とTiN膜とを積層して形成する第1の工程と、前記TiN膜上にAl−Si膜またはAl−Si−Cu膜を形成する第2の工程と、前記Al−Si膜または前記Al−Si−Cu膜上にフォトレジスト膜を所定のパターンに形成する第3の工程と、前記フォトレジスト膜をマスクとして前記Al−Si膜または前記Al−Si−Cu膜をウェットエッチングする第4の工程と、前記フォトレジスト膜をマスクとして前記TiN膜及び前記Ti膜をドライエッチングする第5の工程を有することを特徴とするものである。   As means for solving the above-mentioned problems, the present invention provides a method for manufacturing a semiconductor device, comprising: a first step of forming a Ti film and a TiN film on a main surface of a semiconductor substrate by stacking; A second step of forming an Al-Si film or an Al-Si-Cu film on the TiN film; and a second step of forming a photoresist film in a predetermined pattern on the Al-Si film or the Al-Si-Cu film. Step 4, wet etching the Al-Si film or the Al-Si-Cu film with the photoresist film as a mask, and the TiN film and the Ti film with the photoresist film as a mask. It has the 5th process of dry-etching.

したがって、上記の手段によれば、Al−Si膜またはAl−Si−Cu膜をウェットエッチングで除去し、TiN膜及びTi膜をドライエッチングで除去するので、Alを含むパーティクルがエッチングガスの流れに乗ってエッチング中の面に付着することなく、配線パターンの間の残渣の生成を防止することができる。また、Al−Si膜またはAl−Si−Cu膜を等方性エッチングするので、これらの膜の開口部に面した部分の傾斜が緩やかになり、表面保護膜のカバレッジが向上する。   Therefore, according to the above means, the Al—Si film or the Al—Si—Cu film is removed by wet etching, and the TiN film and the Ti film are removed by dry etching. It is possible to prevent generation of residues between the wiring patterns without getting on and sticking to the surface being etched. In addition, since the Al—Si film or the Al—Si—Cu film is isotropically etched, the slope of the portion facing the opening of these films becomes gentle, and the coverage of the surface protective film is improved.

なお、上記の半導体装置の製造方法において、さらに、前記第4の工程と前記第5の工程との間に、前記半導体基板のSi残渣物を弗硝酸でエッチングする工程を有するものにできる。   The semiconductor device manufacturing method may further include a step of etching Si residue of the semiconductor substrate with hydrofluoric acid between the fourth step and the fifth step.

また、本発明は、上記の半導体装置の製造方法において、さらに、前記第4の工程と前記第5の工程との間に、前記半導体基板の残留水分を蒸散させるベークする工程を有するものにできる。   Further, the present invention can further include a baking step for evaporating residual moisture of the semiconductor substrate between the fourth step and the fifth step in the method for manufacturing a semiconductor device. .

本発明は、Al−Si膜またはAl−Si−Cu膜と、TiN膜及びTi膜とでエッチング条件を切り替え、Alを含むパーティクルの発生を防止可能にしたので、配線パターン間の短絡を抑えて半導体装置の信頼性を向上することができる。また、表面保護膜のカバレッジも向上する。   In the present invention, the etching conditions are switched between the Al—Si film or the Al—Si—Cu film, the TiN film and the Ti film, and the generation of particles containing Al can be prevented. The reliability of the semiconductor device can be improved. Also, the coverage of the surface protective film is improved.

本発明は、絶縁ゲート型電界効果トランジスタ(MOSFET)、絶縁ゲート型バイポーラトランジスタ(IGBT)などの配線パターンの製造工程において、Al−Si膜に対してウェットエッチング、TiN膜及びTi膜に対してドライエッチングを行うことに最も大きな特徴がある。以下に、この特徴を有する実施例について図面を参照しながら説明する。   The present invention provides wet etching for an Al-Si film and dry etching for a TiN film and a Ti film in a manufacturing process of a wiring pattern such as an insulated gate field effect transistor (MOSFET) or an insulated gate bipolar transistor (IGBT). The greatest feature is in performing etching. Hereinafter, embodiments having this feature will be described with reference to the drawings.

本発明の実施例1について、図面に基づいて詳しく説明する。図1ないし図3は、本発明の実施例1に係る配線パターンの製造工程を示す断面図(1)ないし(3)である。図1ないし図3において、10はシリコンウェーハ、11はTi/TiN膜、12はAl−Si膜、13は開口部、14は開口部、20はフォトレジスト膜、21は開口部、22はエッチングガスを示す。なお、図1ないし図3は、半導体装置の配線パターンの形成に関係ある工程のみを示している。   Example 1 of the present invention will be described in detail with reference to the drawings. 1 to 3 are cross-sectional views (1) to (3) showing a manufacturing process of a wiring pattern according to the first embodiment of the present invention. 1 to 3, 10 is a silicon wafer, 11 is a Ti / TiN film, 12 is an Al-Si film, 13 is an opening, 14 is an opening, 20 is a photoresist film, 21 is an opening, and 22 is an etching. Indicates gas. 1 to 3 show only the processes related to the formation of the wiring pattern of the semiconductor device.

図1(a)に示すように、Ti膜にTiN膜を積層してバリアメタルとなるTi/TiN膜11をスパッタリングで形成し、さらにこの上にAl−Si膜12をスパッタリングで形成する。なお、Ti/TiN膜11の付着性を向上するために、Al−Si膜12の形成前に、RTAでTi膜の下面側をシリサイド化することが好ましい。そして、Al−Si膜12上にフォトレジスト膜20を形成し、配線パターンに合うように不要部分を除去する。このとき、フォトレジスト膜20にはパターン形成のための開口部21ができる。   As shown in FIG. 1A, a TiN film is laminated on a Ti film to form a Ti / TiN film 11 serving as a barrier metal by sputtering, and an Al-Si film 12 is further formed thereon by sputtering. In order to improve the adhesion of the Ti / TiN film 11, it is preferable to silicide the lower surface side of the Ti film with RTA before the formation of the Al—Si film 12. Then, a photoresist film 20 is formed on the Al—Si film 12, and unnecessary portions are removed so as to match the wiring pattern. At this time, the photoresist film 20 has an opening 21 for pattern formation.

次に、図1(b)に示すように、フォトレジスト膜20をマスクとしてウェットエッチングによって開口部21に露出したAl−Si膜12を除去して行く。なお、エッチング溶液としては、リン酸(HPO)72%、硝酸(HNO)3%、酢酸(CHCOOH)7%の混合液が好ましいが、これ以外の溶液を使用することも可能である。このとき、Al−Si膜12に形成された開口部13周面は、ウェットエッチングに特徴的な傾斜面となる。このウェットエッチングは、図1(c)に示すように、開口部13にTi/TiN膜11が露出するところまで行う。なお、Ti/TiN膜11表面のSi残渣を確実に除去するために、このウェットエッチングの後に弗硝酸で短時間エッチングを行うことが好ましい。 Next, as shown in FIG. 1B, the Al—Si film 12 exposed to the opening 21 is removed by wet etching using the photoresist film 20 as a mask. The etching solution is preferably a mixed solution of 72% phosphoric acid (H 3 PO 4 ), 3% nitric acid (HNO 3 ), and 7% acetic acid (CH 3 COOH), but other solutions may be used. Is possible. At this time, the peripheral surface of the opening 13 formed in the Al—Si film 12 becomes an inclined surface characteristic of wet etching. This wet etching is performed until the Ti / TiN film 11 is exposed in the opening 13 as shown in FIG. In order to remove the Si residue on the surface of the Ti / TiN film 11 with certainty, it is preferable to perform etching for a short time with hydrofluoric acid after this wet etching.

さらに、図2(d)に示すように、フォトレジスト膜20をマスクとしてCl、BCL及びNを含むエッチングガス22でドライエッチングを行う。半導体装置の種類によって異なるが、Ti/TiN膜11の厚さは概ね0.3μm以下であり、1分間あるいはそれ以下の時間で図2(f)に示す状態となる。なお、Ti/TiN膜11の残渣を確実に除去するために、このドライエッチングの後に希フッ酸で短時間エッチングを行うことが好ましい。 Further, as shown in FIG. 2D, dry etching is performed with an etching gas 22 containing Cl 2 , BCL 3, and N 2 using the photoresist film 20 as a mask. Although depending on the type of the semiconductor device, the thickness of the Ti / TiN film 11 is approximately 0.3 μm or less, and the state shown in FIG. 2 (f) is reached in one minute or less. In order to remove the residue of the Ti / TiN film 11 with certainty, it is preferable to perform etching with dilute hydrofluoric acid for a short time after this dry etching.

そして、図3(e)に示すように、フォトレジスト膜20を除去する。なお、図示はしないが、以上の工程の後に、Al−Si膜12などを覆うように高耐熱ポリイミドや、PSG、BPSG(Boro−Phospho Silicate Glass)などで表面保護膜を形成する。   Then, as shown in FIG. 3E, the photoresist film 20 is removed. Although not shown, after the above steps, a surface protective film is formed with high heat resistant polyimide, PSG, BPSG (Boro-Phospho Silicate Glass), or the like so as to cover the Al—Si film 12 and the like.

したがって、本発明によれば、Al−Si膜12の不要部分の除去をウェットエッチングで行うので、パーティクルが飛散、付着することによる残渣の発生がない。また、Al−Si膜12の開口部の周面はなだらかな傾斜面となるので、表面保護膜の表面を比較的平坦にすることができる。また、ドライエッチング時間が非常に短くなるので、フォトレジスト膜20をAl−Si膜12と同等ないしはその1.5倍程度の厚さに形成しなければならない従来技術の製造工程よりも薄くすることができる。   Therefore, according to the present invention, since unnecessary portions of the Al—Si film 12 are removed by wet etching, no residue is generated due to scattering and adhesion of particles. In addition, since the peripheral surface of the opening of the Al—Si film 12 is a gently inclined surface, the surface of the surface protective film can be made relatively flat. In addition, since the dry etching time becomes very short, the photoresist film 20 should be made thinner than the conventional manufacturing process in which the thickness of the photoresist film 20 must be equal to or about 1.5 times that of the Al-Si film 12. Can do.

さらに、以上の工程に関する詳細な条件について説明する。図4は、本発明の実施例に係る製造工程の詳細な条件を示す説明図である。図4に示した条件は、Ti/TiN膜11の形成からAl−Si膜12の焼成までを示しており、本件発明者の研究によって好ましいことが分かった。しかし、処理時間などの条件は、製造する半導体装置などによって多少相違するものであり、本発明はこの条件に限られるものではない。   Furthermore, the detailed conditions regarding the above process are demonstrated. FIG. 4 is an explanatory diagram showing detailed conditions of the manufacturing process according to the embodiment of the present invention. The conditions shown in FIG. 4 indicate the process from the formation of the Ti / TiN film 11 to the baking of the Al—Si film 12, and it has been found preferable by the study of the present inventors. However, conditions such as processing time differ somewhat depending on the semiconductor device to be manufactured, and the present invention is not limited to these conditions.

本発明の実施例1に係る配線パターンの製造工程を示す断面図(1)である。It is sectional drawing (1) which shows the manufacturing process of the wiring pattern which concerns on Example 1 of this invention. 本発明の実施例1に係る配線パターンの製造工程を示す断面図(2)である。It is sectional drawing (2) which shows the manufacturing process of the wiring pattern which concerns on Example 1 of this invention. 本発明の実施例1に係る配線パターンの製造工程を示す断面図(3)である。It is sectional drawing (3) which shows the manufacturing process of the wiring pattern which concerns on Example 1 of this invention. 本発明の実施例に係る製造工程の詳細な条件を示す説明図である。It is explanatory drawing which shows the detailed conditions of the manufacturing process which concerns on the Example of this invention. 従来技術に係る配線パターンの製造方法を示す断面図である。It is sectional drawing which shows the manufacturing method of the wiring pattern which concerns on a prior art.

符号の説明Explanation of symbols

10:シリコンウェーハ
11:Ti/TiN膜
12:Al−Si膜
13:開口部
14:開口部
20:フォトレジスト膜
21:開口部
22:エッチングガス
50:シリコンウェーハ
51:Ti/TiN膜
52:Al−Si膜
70:フォトレジスト膜
71:開口部
72:エッチングガス
73:パーティクル
74:残渣
10: silicon wafer 11: Ti / TiN film 12: Al-Si film 13: opening 14: opening 20: photoresist film 21: opening 22: etching gas 50: silicon wafer 51: Ti / TiN film 52: Al -Si film 70: Photoresist film 71: Opening 72: Etching gas 73: Particle 74: Residue

Claims (3)

半導体基板の一方の主面上にTi膜とTiN膜とを積層して形成する第1の工程と、
前記TiN膜上にAl−Si膜またはAl−Si−Cu膜を形成する第2の工程と、
前記Al−Si膜または前記Al−Si−Cu膜上にフォトレジスト膜を所定のパターンに形成する第3の工程と、
前記フォトレジスト膜をマスクとして前記Al−Si膜または前記Al−Si−Cu膜をウェットエッチングする第4の工程と、
前記フォトレジスト膜をマスクとして前記TiN膜及び前記Ti膜をドライエッチングする第5の工程を有することを特徴とする半導体装置の製造方法。
A first step of stacking and forming a Ti film and a TiN film on one main surface of the semiconductor substrate;
A second step of forming an Al-Si film or an Al-Si-Cu film on the TiN film;
A third step of forming a photoresist film in a predetermined pattern on the Al-Si film or the Al-Si-Cu film;
A fourth step of wet-etching the Al-Si film or the Al-Si-Cu film using the photoresist film as a mask;
A method for manufacturing a semiconductor device, comprising: a fifth step of dry etching the TiN film and the Ti film using the photoresist film as a mask.
さらに、前記第4の工程と前記第5の工程との間に、前記半導体基板のSi残渣物を弗硝酸でエッチングする工程を有することを特徴とする請求項1に記載の半導体装置の製造方法。 2. The method of manufacturing a semiconductor device according to claim 1, further comprising a step of etching Si residue of the semiconductor substrate with hydrofluoric acid between the fourth step and the fifth step. 3. . さらに、前記第4の工程と前記第5の工程との間に、前記半導体基板の残留水分を蒸散させるベークする工程を有することを特徴とする請求項1に記載の半導体装置の製造方法。 The method for manufacturing a semiconductor device according to claim 1, further comprising a baking step for evaporating residual moisture of the semiconductor substrate between the fourth step and the fifth step.
JP2004045543A 2004-02-23 2004-02-23 Manufacturing method of semiconductor device Pending JP2005236151A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004045543A JP2005236151A (en) 2004-02-23 2004-02-23 Manufacturing method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004045543A JP2005236151A (en) 2004-02-23 2004-02-23 Manufacturing method of semiconductor device

Publications (1)

Publication Number Publication Date
JP2005236151A true JP2005236151A (en) 2005-09-02

Family

ID=35018758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004045543A Pending JP2005236151A (en) 2004-02-23 2004-02-23 Manufacturing method of semiconductor device

Country Status (1)

Country Link
JP (1) JP2005236151A (en)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009164510A (en) * 2008-01-10 2009-07-23 Renesas Technology Corp Semiconductor device and manufacturing method of same
JP2009253000A (en) * 2008-04-07 2009-10-29 Fuji Electric Device Technology Co Ltd Method of manufacturing semiconductor device
JP2013105916A (en) * 2011-11-14 2013-05-30 Panasonic Corp Wiring board manufacturing method and semiconductor element manufacturing method
JP2014042078A (en) * 2013-12-02 2014-03-06 Fuji Electric Co Ltd Semiconductor device and method for manufacturing the same
JP2015115374A (en) * 2013-12-09 2015-06-22 富士電機株式会社 Silicon carbide semiconductor device manufacturing method
CN117637470A (en) * 2023-11-30 2024-03-01 山东大学 Etching method of double-layer metal of silicon carbide device

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009164510A (en) * 2008-01-10 2009-07-23 Renesas Technology Corp Semiconductor device and manufacturing method of same
JP2009253000A (en) * 2008-04-07 2009-10-29 Fuji Electric Device Technology Co Ltd Method of manufacturing semiconductor device
JP2013105916A (en) * 2011-11-14 2013-05-30 Panasonic Corp Wiring board manufacturing method and semiconductor element manufacturing method
JP2014042078A (en) * 2013-12-02 2014-03-06 Fuji Electric Co Ltd Semiconductor device and method for manufacturing the same
JP2015115374A (en) * 2013-12-09 2015-06-22 富士電機株式会社 Silicon carbide semiconductor device manufacturing method
CN117637470A (en) * 2023-11-30 2024-03-01 山东大学 Etching method of double-layer metal of silicon carbide device
CN117637470B (en) * 2023-11-30 2024-08-02 山东大学 Etching method of double-layer metal of silicon carbide device

Similar Documents

Publication Publication Date Title
EP0987745B1 (en) Metallization etching method using a hard mask layer
US9553060B2 (en) Semiconductor device and manufacturing method therefor
JP2005285890A (en) Zinc oxide processing method
JP2005236151A (en) Manufacturing method of semiconductor device
TWI237323B (en) Method of manufacturing electronic device
JP2842405B2 (en) Method for manufacturing semiconductor device
JP3369957B2 (en) Method for manufacturing semiconductor device
JP2004079582A (en) Metal wiring etching method
JPH07211697A (en) Formation of metal wiring and fabrication of semiconductor device
KR20080061028A (en) Semiconductor and method for manufacturing the same
JPH0864580A (en) Manufacture of semiconductor device
TWI666691B (en) Semiconductor device and manufacturing method therefor
TW442927B (en) Method for forming metal pad on the surface of copper wire
KR100596793B1 (en) Method of metal wiring of semiconductor device
JP2001176962A (en) Semiconductor device and method of fabrication
JP2004241458A (en) Semiconductor device and method of manufacturing the same
JP2005005733A (en) Contact electrode formation method of semiconductor device
JPH08148500A (en) Manufacture of semiconductor device
JP2781037B2 (en) Manufacturing method of electrode wiring
JPH04369220A (en) Dry etching method
JPH11168072A (en) Manufacture of semiconductor device
JP2004356184A (en) Method of manufacturing semiconductor device, ccd imaging device, and imaging device
JPH05182937A (en) Dry-etching method
JP2004172456A (en) Method for manufacturing semiconductor device
JPS6258543B2 (en)